Login
Register
Dark Mode
Brightness
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Recent questions tagged full-adder
1
votes
1
answer
1
GATE ECE digital logic
A 16-bit ripple carry adder is realized using 16 identical full adders (FA) as shown in the figure. The carry-propagation delay of each FA is 12 ns and the sum propagation delay of each FA is 15 ns. The worst case delay (in ns) of this 16-bit adder will be __________
A 16-bit ripple carry adder is realized using 16 identical full adders (FA) as shown in the figure. The carry-propagation delay of each FA is 12 ns and the sum propagatio...
aditi19
4.7k
views
aditi19
asked
Dec 11, 2018
Digital Logic
digital-logic
full-adder
+
–
1
votes
3
answers
2
Full adder
Na462
948
views
Na462
asked
Nov 15, 2018
Digital Logic
digital-logic
carry-generator
adder
full-adder
+
–
1
votes
0
answers
3
Full Adder
The Cout function of a 3-bit adder is as follows: AB + Cin (A ⊕ B) ----- i It, being a majority function, can also be written as: AB+BCin+CinA which is equivalent to AB + Cin (A+B) ------- ii So, if we consider eqn i and ii, doesn't it show that (A ⊕ B) = (A+B). What am I missing here?
The Cout function of a 3-bit adder is as follows:AB + Cin (A ⊕ B) - iIt, being a majority function, can also be written as:AB+BCin+CinAwhich is equivalent toAB + Cin ...
superak96
610
views
superak96
asked
Oct 18, 2018
Digital Logic
full-adder
digital-logic
carry-generator
digital-circuits
majority-circuit
+
–
0
votes
2
answers
4
MCQ-made_eassay
How many full adder are needed to construct m-bit parallel adder ? A. m/2 B. m C. m-1 D. m+1
How many full adder are needed to construct m-bit parallel adder ?A. m/2B. mC. m-1D. m+1
rishu_darkshadow
2.8k
views
rishu_darkshadow
asked
Dec 14, 2017
Digital Logic
full-adder
parallel-aader
+
–
1
votes
3
answers
5
UGC NET CSE | Junet 2015 | Part 2 | Question: 7
Consider a full-adder with the following input values : $x=1, y=0$ and $C_i$(carry input)$=0$ $x=0, y=1$ and $C_i =1$ Compute the value of S(sum) and $C_o$ (carry output) for the above input values : $S=1, C_o=0$ and $S=0, C_o=1$ $S=0, C_o=0$ and $S=1, C_o=1$ $S=1, C_o=1$ and $S=0, C_o=0$ $S=0, C_o=1$ and $S=1, C_o=0$
Consider a full-adder with the following input values :$x=1, y=0$ and $C_i$(carry input)$=0$$x=0, y=1$ and $C_i =1$Compute the value of S(sum) and $C_o$ (carry output) fo...
go_editor
2.9k
views
go_editor
asked
Jul 30, 2016
Digital Logic
ugcnetcse-june2015-paper2
digital-logic
full-adder
+
–
To see more, click for the
full list of questions
or
popular tags
.
Email or Username
Show
Hide
Password
I forgot my password
Remember
Log in
Register
