Register

From a practice problem set of Made Easy
closed

• retagged by
658 views
1 votes
1 votes
closed with the note: Violation of community guidelines https://gateoverflow.in/blog/2113

This is a question in Made Easy sheet and is related to Master Slave JK Flip Flop. I understand the solution but while trying to get the answer using the timing diagram The answer I get is different from that in the option(00,01,11,10,00). Please verify my timing diagram shown in image and correct me where I am wrong

• retagged by
User Avatar
Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

1.4k
views
1 answers
1 votes
akb1115 asked Nov 8, 2017
1,389 views
Flip flops
Consider the complemented circuit shown below:If the initial value of the output Q1 Q0 is 00, then the next three values of Q1 Q0 are:- 10,01,01,00 10, ... ,10,00Doubt:- I am getting a sequence which is not matching with any of the option
User Avatar
668
views
0 answers
0 votes
POOJAN SHAH asked Aug 24, 2017
668 views
Digital-Logic Flip-flop Counters
Qn) Ripple counter with preset works as?QN- 2) Construction of Decoder 4:16?QN- 3) 4 JK Flip-flops with high input. The frequency at output?
User Avatar
16.9k
views
2 answers
0 votes
Payal Rastogi asked Dec 25, 2015
16,888 views
A switch tail ring counter is made by using a single D FF.
A switch-tail ring counter is made by using a single D FF. The resulting circuit is (a) SR flip-flop (b) JK flip-flop (c) D flip-flop (d) T flip-flop
User Avatar
4.7k
views
0 answers
2 votes
yg92 asked Jan 22, 2017
4,695 views
Identify MOD of the Counter
ClockQ0Q1Q2State 00001100120102311034001451015At clock t5 or lets say after 5 clock pulses Q0 and Q2 becomes 1 and through NAND gate they will become 0 and ... the gate questions asked prviously : https://gateoverflow.in/1234/gate2007-36
User Avatar
Link Copied!