Register

Gate , Self made question

• retagged by
2,342 views
1 1 vote
consider a 16 bit hypothetical processor  which support instruction format with 8 bit OPCODE and 8 bit ADDRESS FIELD ,instruction stored in a memory with starting addr. of 700 decimal onward , cpu contain register "r0"(R zero ) which hold the value of 222. address field of  instruction contain 111, memory contain of 111 is 233.

calculate Effective address (EA) when the instruction desigin with

1-immidiate mode

2-register mode

3-direct mode

4-register indirect mode

5-memory indirect mode

6-index  mode with r0(R zero) as a base register

7-PC relative mode with "r0" as base register

1 Answer

Voting & Accepting an answer helps improve the community
← Previous · doubtNext → · Rosen Excercise 6.2
← Previous in category · Maximum and Minimum ...Next in category → · Number of Memory Acc...
Position:
Show:

Related questions

22 22 votes
3 answers 3 answers
10.9k
10.9k views
pC asked Jul 27, 2016
10,893 views
Self Made: Hit Latency
Cache 1Direct Mapping 17 tag 10 block5 word Cache 2Set Assosicative 2- way associative 1895Cache 3Associative Cache 27 5 Calculate Hit Latenncy in Each of Three Cache...
74 74 votes
4 answers 4 answers
24.1k
24.1k views
go_editor asked Sep 29, 2014
24,132 views
GATE CSE 2011 | Question: 28
On a non-pipelined sequential processor, a program segment, which is the part of the interrupt service routine, is given to transfer $500$ bytes from an I/O device to mem...
78 78 votes
11 answers 11 answers
33.2k
33.2k views
go_editor asked Sep 28, 2014
33,224 views
GATE CSE 2014 | Set 1 | Question: 43
Consider a $6$-stage instruction pipeline, where all stages are perfectly balanced. Assume that there is no cycle-time overhead of pipelining. When an application is exec...
197 197 votes
9 answers 9 answers
76.7k
76.7k views
Kathleen asked Sep 22, 2014
76,703 views
GATE CSE 2005 | Question: 68
A $5$ stage pipelined CPU has the following sequence of stages:IF – instruction fetch from instruction memoryRD – Instruction decode and register readEX – Execute: ALU op...