search
Log In
3 votes
296 views

Actually, In this problem what will, we consider getting the answer(upper bound or lower bound) and why?

closed as a duplicate of: Pipeline Efficiency
in CO and Architecture
closed by
296 views
0
TAKE UPPERBOUND

K=7
0
Efficiency = Speedup / Stages

=> Stages = 5.4 / 0.82 = 6.58

Take stages = 6, then efficiency = 90%

and taking stages = 7, efficiency = 77.14%

Hence, Stages = 6 is better here as efficiency >= 90%

Related questions

7 votes
1 answer
1
1k views
Consider a non-pipelined processor design which has a cycle time of 15ns and average CPI of 1.6. The maximum speedup pipelined processor can get by pipelining it into 5 stages and each stage takes 3ns is______________? 5 6 10 7
asked Oct 13, 2017 in CO and Architecture akb1115 1k views
1 vote
0 answers
2
343 views
In a processor each instruction execution completes in 4 clock cycle with 2.5 gigahertz. The same processor is transformed into a pipelined processor with five stages operated with 2.0 gigahertz what is the speedup achieved.
asked Jan 19, 2019 in CO and Architecture Nandkishor3939 343 views
1 vote
4 answers
3
520 views
Consider a non­pipelined processor design which has a cycle time of 10ns and average CPI of 1.4. The maximum speedup pipelined processor can get by pipelining it into 5 stages and each stage takes 2ns is
asked Nov 17, 2018 in CO and Architecture Kartavya Kothari 520 views
...