• closed by
360 views
Position:
Show:

Related questions

0 0 votes
0 0 answers
1.0k
1.0k views
Na462 asked Dec 23, 2018
1,022 views
2 2 votes
0 0 answers
784
784 views
Manu Thakur asked Dec 17, 2017
784 views
Consider the following question:My explanation: A clock cycle time should be large enough that all flip-flops can come in a stable state before the next clock cycle start...
0 0 votes
0 0 answers
867
867 views
POOJAN SHAH asked Aug 24, 2017
867 views
Qn) Ripple counter with preset works as?QN- 2) Construction of Decoder 4:16?QN- 3) 4 JK Flip-flops with high input. The frequency at output?
3 3 votes
1 1 answer
1.2k
1.2k views
bad_engineer asked Oct 26, 2016
1,189 views
Q..A 4 bit Counter having flip-flops with identical propagation delay time of 50ns will have maximum frequency limit of ____ MHZ???My question is how to know wheather the...