if a instruction pipeline has 5 stages with different stage delays 2 , 3 , 4 , 5, 6 ns . The pipeline registers are required between each stage and at the end of last stage. each register delay is 1ns.
How the time taken by a NON-PIPELINED implementation is calculated for n no. of instructions? and what is the speed up here?