• retagged by
730 views

Please log in or register to answer this question.

Position:
Show:

Related questions

1 1 vote
0 0 answers
412
412 views
lalitver10 asked Jan 12, 2023
412 views
Question : i. CISC architecture a. Symmetric registersii. RISC architecture b. Multiple memory referencesiii. Misalignment c. Condition code regis...
1 1 vote
1 answers 1 answer
3.2k
3.2k views
Vaishnavi Gadhe asked Jun 1, 2022
3,160 views
A manufacturer wishes to design a hard disk with a capacity of 30 GB or more (using thestandard definition of 1GB = 2^30 bytes). If the technology used to manufacture the...
0 0 votes
0 0 answers
617
617 views
rsansiya111 asked Dec 8, 2021
617 views
Consider the following code :Load R1,MLoad R2,NCMP R1,R2JGE ENDStore [300],R2END: Store [300],R1 Assume that M=30 and N=25. The above sequence of instructions is to be ex...
3 3 votes
1 answers 1 answer
1.6k
1.6k views
LRU asked Dec 4, 2021
1,563 views
Consider a direct-mapped cache with 64 blocks and a block size of 16 bytes. Byte address 1200 will map to block number ………… of the cache.