Register

GO Classes CS 2025 | Weekly Quiz 19 | Multiplexer | Question: 5

• retagged by
80 views
2 votes
2 votes

In the circuit shown below, $\mathrm{P}$ and $\mathrm{Q}$ are the inputs. The logical function realized by the circuit shown below is

  1. $\mathrm{Y}=\mathrm{PQ}$
  2. $\mathrm{Y}=\mathrm{P}+\mathrm{Q}$
  3. $\mathrm{Y}=\overline{\mathrm{PQ}}$
  4. $\mathrm{Y}=\overline{\mathrm{P}+\mathrm{Q}}$
• retagged by
User Avatar

1 Answer

Voting & Accepting an answer helps improve the community
Answer:
← PreviousNext →
← Previous in categoryNext in category →

Related questions

152
views
2 answers
3 votes
GO Classes asked Oct 12, 2023
152 views
GO Classes CS 2025 | Weekly Quiz 19 | Multiplexer | Question: 1
The logic function implemented by the circuit below is (ground implies a logic $\text{“0”})$\text{F=AND(P,Q})$\text{F=OR(P,Q})$\text{F=XNOR(P,Q})$\text{F=XOR(P,Q})$
User Avatar
128
views
1 answers
4 votes
GO Classes asked Oct 12, 2023
128 views
GO Classes CS 2025 | Weekly Quiz 19 | Multiplexer | Question: 2
The figure below shows a multiplexer where $S_{1}$ and $S_{0}$ are the select lines, $I_{0}$ to $I_{3}$ are the input data lines, $\text{EN}$ is the enable line, ... {Q}R.$PQ+Q\overline{R}.$P\overline{Q}R+\overline{P}Q.$\overline{Q}+PR.$
User Avatar
107
views
2 answers
2 votes
GO Classes asked Oct 12, 2023
107 views
GO Classes CS 2025 | Weekly Quiz 19 | Multiplexer | Question: 3
An $8$- to $1$ multiplexer is used to implement a logical function $Y$ as shown in the figure. The output $Y$ ... D$Y= \overline{A} \: \overline{B} \: D + A \: \overline{B} \: C$
User Avatar
98
views
2 answers
2 votes
GO Classes asked Oct 12, 2023
98 views
GO Classes CS 2025 | Weekly Quiz 19 | Multiplexer | Question: 4
Consider the $ \text{2-bit}$ multiplexer $\text{(MUX)}$ shown in the figure. For $\text{OUTPUT}$ to be the $\text{XOR}$ of $\text{C}$ and $\text{D},$ ... , A_{3} = 0$A_{0} = 1, A_{1} = 1, A_{2} = 0, A_{3} = 0$
User Avatar
Link Copied!