retagged by
102 views
2 votes
2 votes

An $8$- to $1$ multiplexer is used to implement a logical function $Y$ as shown in the figure. The output $Y$ is given by

  1. $Y = A \: \overline{B} \:C+A \: \overline{C}  \:D$
  2. $Y  = \overline{A} \: B \:C +A \: \overline{B} \: D$
  3. $Y = A \: B \: \overline{C} + \overline{A}  \: C \:D$
  4. $Y= \overline{A} \: \overline{B} \: D + A  \: \overline{B}  \: C$
retagged by

2 Answers

Best answer
1 votes
1 votes
Y   = A’B’CD+A’BCD+ABC'
     = A’CD(B’+B)+ABC'
     = A’CD+ABC'

 

Ans: C
selected by
Answer:

Related questions

149
views
2 answers
3 votes
GO Classes asked Oct 12, 2023
149 views
The logic function implemented by the circuit below is (ground implies a logic $\text{“0”})$\text{F=AND(P,Q})$\text{F=OR(P,Q})$\text{F=XNOR(P,Q})$\text{F=XOR(P,Q})$
126
views
1 answers
4 votes
GO Classes asked Oct 12, 2023
126 views
The figure below shows a multiplexer where $S_{1}$ and $S_{0}$ are the select lines, $I_{0}$ to $I_{3}$ are the input data lines, $\text{EN}$ is the enable line, ... {Q}R.$PQ+Q\overline{R}.$P\overline{Q}R+\overline{P}Q.$\overline{Q}+PR.$
96
views
2 answers
2 votes
GO Classes asked Oct 12, 2023
96 views
Consider the $ \text{2-bit}$ multiplexer $\text{(MUX)}$ shown in the figure. For $\text{OUTPUT}$ to be the $\text{XOR}$ of $\text{C}$ and $\text{D},$ ... , A_{3} = 0$A_{0} = 1, A_{1} = 1, A_{2} = 0, A_{3} = 0$
78
views
1 answers
2 votes
GO Classes asked Oct 12, 2023
78 views
In the circuit shown below, $\mathrm{P}$ and $\mathrm{Q}$ are the inputs. The logical function realized by the circuit shown below is$\mathrm{Y}=\mathrm{PQ}$\mathrm{ ... Y}=\overline{\mathrm{PQ}}$\mathrm{Y}=\overline{\mathrm{P}+\mathrm{Q}}$