retagged by
14,841 views
29 29 votes

​​​​Which one of the following statements is FALSE?

  1. In the cycle stealing mode of DMA, one word of data is transferred between an I/O device and main memory in a stolen cycle
  2. For bulk data transfer, the burst mode of DMA has a higher throughput than the cycle stealing mode
  3. Programmed I/O mechanism has a better CPU utilization than the interrupt driven I/O mechanism
  4. The CPU can start executing an interrupt service routine faster with vectored interrupts than with non-vectored interrupts 

3 Answers

30 30 votes

A.In the cycle stealing mode of DMA, one word of data is transferred between an I/O device and main memory in a stolen cycle 

ans.True (as defination)

B.For bulk data transfer, the burst mode of DMA has a higher throughput than the cycle stealing mode

ans.True(as define, through as compared to bulk data, for burst mode through put will be equal to 1 as bulk of data will be transferd at once but with cycle stealing mode transfer will take more time and throughput will be less)

C.Programmed I/O mechanism has a better CPU utilization than the interrupt driven I/O mechanism

ans.False (Programmed i/o is like polling(can remeber to recall the concept) so to check wether there is i/o who need's cpu ,cpu has to do alot of work, but in interrupt driven i/o ,i/o has given preveleged to tell cpu that i need you by sending the interrupt so cpu in is more utilized in interrupt driven i/o)


D.The CPU can start executing an interrupt service routine faster with vectored interrupts than with non-vectored interrupts 

ans.true (vectored interrupt mean's address of program which handles that interrupt is send with the interrupt itself where in non vectored interrupt it is not send so cpu has to run defualt service rountine to identify the address of that routine and then run that routing)

5 5 votes

Correct answer - Option C

In a system using programmed I/O, the cpu polls the devices regarding the status update of the I/O event. till the event is completed, the cpu would have wasted cycles trying to poll devices for the completion of I/O Task. In an interrupt based mechanism the CPU keeps running uninturrupted till the device activates the interrupt line indicating to the cpu about the completion of the I/O event. Hence there will not be any wasted cycles. Hence Interrupt based I/O mechanisms have better CPU utilisation rate. 

Answer:
Position:
Show:

Related questions

74 74 votes
4 answers 4 answers
24.1k
24.1k views
go_editor asked Sep 29, 2014
24,063 views
On a non-pipelined sequential processor, a program segment, which is the part of the interrupt service routine, is given to transfer $500$ bytes from an I/O device to mem...
53 53 votes
3 3 answers
26.2k
26.2k views
Arjun asked Feb 16, 2024
26,249 views
Consider a $5$-stage pipelined processor with Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Memory Access (MEM), and Register Writeback (WB) stages. Whic...
47 47 votes
9 9 answers
19.0k
19.0k views
Arjun asked Feb 16, 2024
18,977 views
​​​​Consider two set-associative cache memory architectures: $\text{WBC}$, which uses the write back policy, and $\text{WTC}$, which uses the write through policy. Both o...
50 50 votes
13 13 answers
21.7k
21.7k views
Arjun asked Feb 16, 2024
21,722 views
The baseline execution time of a program on a $2 \mathrm{GHz}$ single core machine is $100$ nanoseconds ( $n s)$. The code corresponding to $90 \%$ of the execution time ...