in CO and Architecture retagged by
439 views
2 votes
It is required to design a hardwired controller to handle the fetch cycle of a single address CPU with a $16$ bit instruction-length. The effective address of an indexed instruction should be derived in the fetch cycle itself. Assume that the lower order $8$ bits of an instruction constitute the operand field.

Give the register transfer sequence for realizing the above instruction fetch cycle.
in CO and Architecture retagged by
439 views

Please log in or register to answer this question.

Related questions