Register

Ace test series

• retagged by
641 views
0 0 votes
A DRAM chip is designed with capacity of 512MBytes with row size of 32 bits each, one refresh operation takes one nanosecond time.Total refresh time to refresh the DRAM chip once is _______________ milliseconds.

 

My answer is 134.22 milliseconds while the answer given is 128 milliseconds.

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← Previous · ME-OSNext → · decidability
← Previous in category · #co-cacheNext in category → · find the page table ...
Position:
Show:

Related questions

2 2 votes
1 1 answer
224
224 views
NIL DAS asked Jan 15
224 views
ACE TEST SERIES
1 1 vote
2 2 answers
1.4k
1.4k views
none30 asked Sep 5, 2023
1,352 views
Ace Test Series | COA | Addressing
A system support zero address, one address & two address instructions. Let 16-bit instruction is stored in 128-word memory. Identify the correct among the following.(A) 1...
0 0 votes
1 1 answer
783
783 views
none30 asked Jun 12, 2023
783 views
Ace Test Series | Computer Organistaion
A pipelined processor with a separate instruction & data cache has 5- stages, the cycle time 30 nano sec. It can start a new instruction on every cycle when there were no...
2 2 votes
1 1 answer
803
803 views
ramakrushna asked Dec 23, 2021
803 views
Test Series: ACE
How to approach this one? In a pipelined processor, all stages are perfectly balanced and there is no hazard when an application is executing on this five stage pipelined...