Register
Webpage for Digital Logic:

Recent questions tagged digital-logic

0 votes
0 answers
691
Morris Mano Edition 3 Exercise 5 Question 34 (Page No. 201)
Derive the PLA Programming table for the combinational circuit that square a 3-bit number.Minimize the number of product term.
Derive the PLA Programming table for the combinational circuit that square a 3-bit number.Minimize the number of product term.
User Avatar
1 votes
0 answers
696
Morris Mano Edition 3 Exercise 5 Question 29 (Page No. 200)
given a $32 \times 8 $ ROM chip with the enable input, show the external connection which is necessary to construct a $128 \times 8$ ROM with 4 chips and a Decoder.
given a $32 \times 8 $ ROM chip with the enable input, show the external connection which is necessary to construct a $128 \times 8$ ROM with 4 chips and a Decoder.
User Avatar
0 votes
0 answers
699
Morris Mano Edition 3 Exercise 5 Question 26 (Page No. 200)
Implement the boolean function $F(A,B,C,D) = \sum(0,1,3,4,8,9,15)$ with an $8 \times 1$multiplexer, but with inputs A,B and C connected to selection inputs $s _2,s _1$ and $s _0$ respectively.
Implement the boolean function $F(A,B,C,D) = \sum(0,1,3,4,8,9,15)$ with an $8 \times 1$multiplexer, but with inputs A,B and C connected to selection inputs $s _2,s _1$ an...
User Avatar
0 votes
0 answers
701
Morris Mano Edition 3 Exercise 5 Question 24 (Page No. 200)
implement the following boolean function with an $8 \times 1$ multiplexer. $F(A,B,C,D) = \sum(0,3,5,6,8,9,14,15)$
implement the following boolean function with an $8 \times 1$ multiplexer.$F(A,B,C,D) = \sum(0,3,5,6,8,9,14,15)$
User Avatar
0 votes
1 answer
702
Morris Mano Edition 3 Exercise 5 Question 23 (Page No. 200)
Construct a $16 \times 1$ multiplexer with two $8 \times 1$ and one $ 2 \times 1$ multiplexers.use the block diagram for the three multiplexers.
Construct a $16 \times 1$ multiplexer with two $8 \times 1$ and one $ 2 \times 1$ multiplexers.use the block diagram for the three multiplexers.
User Avatar
0 votes
0 answers
703
Morris Mano Edition 3 Exercise 5 Question 22 (Page No. 200)
Draw the logic diagram of a dual 4-to-1 line multiplexer with common selection inputs and a common enable input.
Draw the logic diagram of a dual 4-to-1 line multiplexer with common selection inputs and a common enable input.
User Avatar
0 votes
0 answers
705
Morris Mano Edition 3 Exercise 5 Question 20 (Page No. 199)
Design a 4-input priority encoder with inputs as given in the tables, but with the input $D _0$ having the highest priority and the input $D _3$ have the lowest priority .
Design a 4-input priority encoder with inputs as given in the tables, but with the input $D _0$ having the highest priority and the input $D _3$ have the lowest priority ...
User Avatar
0 votes
0 answers
706
Morris Mano Edition 3 Exercise 5 Question 19 (Page No. 199)
Rearrange the truth table for the circuit in the figure and verify it can function as demultiplexerr.
Rearrange the truth table for the circuit in the figure and verify it can function as demultiplexerr.
User Avatar
1 votes
0 answers
707
Morris Mano Edition 3 Exercise 5 Question 18 (Page No. 199)
Construct a $5 \times 32 $ decoder with four $3\times8$ decoders with enable and one $ 2 \times 4$ decoder. use a block diagram also.
Construct a $5 \times 32 $ decoder with four $3\times8$ decoders with enable and one $ 2 \times 4$ decoder. use a block diagram also.
User Avatar
0 votes
0 answers
710
Morris Mano Edition 3 Exercise 5 Question 15 (Page No. 199)
A combinational circuit is defined by the following three boolean functions. Design a circuit with a decoder and External Gate. F1 = x’y’z’ + xz F2 = xy’z’ + x’y F3 = x’y’z + xy
A combinational circuit is defined by the following three boolean functions. Design a circuit with a decoder and External Gate.F1 = x’y’z’ + xzF2 = xy’z’ + x’...
User Avatar
0 votes
0 answers
711
Morris Mano Edition 3 Exercise 5 Question 14 (Page No. 199)
Design a BCD to Decimal decoder using the unused combinations of the BCD code as don’t care conditions.
Design a BCD to Decimal decoder using the unused combinations of the BCD code as don’t care conditions.
User Avatar
0 votes
0 answers
712
Morris Mano Edition 3 Exercise 5 Question 13 (Page No. 199)
Design a combinational circuit that compares two 4-bit numbers A and B to check if they are equal. the Circuit has one output x, so that when x = 1 if A = B and x = 0 if A and B is not equal.
Design a combinational circuit that compares two 4-bit numbers A and B to check if they are equal. the Circuit has one output x, so that when x = 1 if A = B and x = 0 if ...
User Avatar
0 votes
0 answers
714
Morris Mano Edition 3 Exercise 5 Question 11 (Page No. 198)
Construct a 4-digit BCD adder-subtractor using 4 BCD adders. Use the Block diagram for each component, showing only inputs and outputs.
Construct a 4-digit BCD adder-subtractor using 4 BCD adders. Use the Block diagram for each component, showing only inputs and outputs.
User Avatar
0 votes
0 answers
717
Morris Mano Edition 3 Exercise 5 Question 8 (Page No. 198)
Derive the two-level Boolean expression for the output carry $C _5$ shown in the look-ahead carry generator of the figure
Derive the two-level Boolean expression for the output carry $C _5$ shown in the look-ahead carry generator of the figure
User Avatar
Page: