Register
Webpage for Digital Logic:

Recent questions tagged digital-logic

0 votes
0 answers
634
Morris Mano Edition 3 Exercise 7 Question 34 (Page No. 305)
Word number 535 in the memory shown in the figure contains the binary equivalent of 2209. List the 10 bit address and 16-bit memory content of the word.
Word number 535 in the memory shown in the figure contains the binary equivalent of 2209. List the 10 bit address and 16-bit memory content of the word.
User Avatar
0 votes
0 answers
637
Morris Mano Edition 3 Exercise 7 Question 31 (Page No. 305)
Complete the design of Johnson counter of the figure showing the output of the eight timing signals using eight AND gates.
Complete the design of Johnson counter of the figure showing the output of the eight timing signals using eight AND gates.
User Avatar
0 votes
0 answers
641
Morris Mano Edition 3 Exercise 7 Question 27 (Page No. 305)
Using two circuits of the type shown in the figure, construct a binary counter that counts from 0 through binary 64.
Using two circuits of the type shown in the figure, construct a binary counter that counts from 0 through binary 64.
User Avatar
1 votes
0 answers
644
Morris Mano Edition 3 Exercise 7 Question 24 (Page No. 305)
Show the connection between four IC binary counters with the parallel load to produce a 16-bit binary counter with the parallel load. Use a block diagram for each IC.
Show the connection between four IC binary counters with the parallel load to produce a 16-bit binary counter with the parallel load. Use a block diagram for each IC.
User Avatar
0 votes
0 answers
646
Morris Mano Edition 3 Exercise 7 Question 22 (Page No. 304)
verify the flip-flop input functions of the synchronous BCD counter specified in the table given below. Draw the logic diagram of the BCD counter and include a count enable control input.
verify the flip-flop input functions of the synchronous BCD counter specified in the table given below. Draw the logic diagram of the BCD counter and include a count enab...
User Avatar
0 votes
0 answers
647
Morris Mano Edition 3 Exercise 7 Question 21 (Page No. 304)
Modify the counter given in the figure so that when both the up and down control inputs are equal to 1. the counter does not change state, but remains in the same count.
Modify the counter given in the figure so that when both the up and down control inputs are equal to 1. the counter does not change state, but remains in the same count.
User Avatar
0 votes
0 answers
650
Morris Mano Edition 3 Exercise 7 Question 18 (Page No. 304)
Determine the next state for each of the six unused states in the BCD ripple counter shown in the figure. Determine whether it is self-correcting.
Determine the next state for each of the six unused states in the BCD ripple counter shown in the figure. Determine whether it is self-correcting.
User Avatar
0 votes
1 answer
651
Morris Mano Edition 3 Exercise 7 Question 17 (Page No. 304)
How many flip-flops will be complemented in a 10-bit binary ripple counter to reach the next count after the following count? 1001100111; 0011111111;
How many flip-flops will be complemented in a 10-bit binary ripple counter to reach the next count after the following count?1001100111;0011111111;
User Avatar
0 votes
0 answers
655
Morris Mano Edition 3 Exercise 7 Question 13 (Page No. 304)
Draw the logic diagram of a 4-bit binary ripple counter using flip-flops that trigger on the positive-edge transition.
Draw the logic diagram of a 4-bit binary ripple counter using flip-flops that trigger on the positive-edge transition.
User Avatar
0 votes
0 answers
657
Morris Mano Edition 3 Exercise 7 Question 11 (Page No. 304)
what changes are needed to the figure to convert it to a serial subtractor that subtracts the content of register B from the content of register A?
what changes are needed to the figure to convert it to a serial subtractor that subtracts the content of register B from the content of register A?
User Avatar
0 votes
0 answers
660
Morris Mano Edition 3 Exercise 7 Question 8 (Page No. 303)
Design a shift register with a parallel load that operates according to the following function table: shift load register operation 0 0 no change 0 1 load parallel data 1 x shift right
Design a shift register with a parallel load that operates according to the following function table:shiftloadregister operation00no change01load parallel data1xshift rig...
User Avatar
Page: