Recent questions tagged misses

0 0 votes
0 0 answers
723
723 views
here it is given byte addressable. So these locations refer to words or byte location. What are set, block fields here : number of words or number of bytes for these loca...
0 0 votes
1 1 answer
1.2k
1.2k views
Assume a memory access to main memory on a cache “miss” takes $30 \; \text{ns}$ and a memory access to the cache (on a cache “hit”) takes $3 \; \text{ns}.$ If $80 \%$ of ...
0 0 votes
0 0 answers
774
774 views
Consider Prof. Vamshi‘s writes a program given below and run on system which has 2-way set associative 16 KB data cache with 32 bytes block where each word size is 32 bit...
0 0 votes
0 0 answers
560
560 views
Main mem block number is 4,6 and 8 . Then 8 is compalsory miss or conflict miss ????
3 3 votes
2 2 answers
2.2k
2.2k views
Consider a direct map cache of 8 words, with block 2 words per Block. The following sequence of access to memory block 0,5,2,7,4,0 and 4 is repeated 10 times.Q1) number o...
0 0 votes
0 0 answers
1.3k
1.3k views
Consider the system have L1 data cache with 50 percent of hit rate and take 2 cycles when hit in L1 cache, L2 cache with 70% of hit rate and take 15 cycles when hit in L2...
0 0 votes
1 1 answer
1.4k
1.4k views
Assume that we have a two dimensional array of 60 × 60. Each element is of 4 bytes and array is stored in row major order. RAM is 2 MB and cache is 8 KB with each block o...
0 0 votes
0 0 answers
2.0k
2.0k views
Consider a direct mapped cache with 16 blocks with block size of 16 bytes. Initially the cache is empty. The following sequence of access of memory blocks:Ox80000, Ox8000...
2 2 votes
1 1 answer
2.4k
2.4k views
Can someone tell me the text-book definition for conflict miss?
0 0 votes
0 0 answers
2.0k
2.0k views
Consider a cache as follows:Direct mapped8 words total cache data size2 words block sizeA sequence of memory read is performed in the order shown from the following addr...
1 1 vote
1 1 answer
3.5k
3.5k views
a direct-mapped cache of the size of 4 blocks. The main memory block access sequences are 0,1,2,3,4,1,2,3,0,4,0 No. of compulsory misses, conflict misses and capacity mis...
1 1 vote
1 1 answer
1.4k
1.4k views
4 4 votes
1 1 answer
2.0k
2.0k views
I read that if block size increases, then we have fewer blocks so number of conflict misses increases.My doubt is how will the conflict misses increase ? If cache size is...
3 3 votes
1 1 answer
3.0k
3.0k views
Consider a system with CPI of 1.0 on a 5 GHz machine with a 2% miss rate and memory access time of 100ns. To reduce miss penalty designers decided to add a L2 cache with ...
20 20 votes
3 3 answers
22.4k
22.4k views
I want to clearly understand the difference between compulsory miss, conflict miss and capacity misswhat I understood iscompulsory miss: when a block of main memory is tr...
1 1 vote
1 1 answer
1.0k
1.0k views
Will conflict misses increase if k-way set associative cache is used and we increase the cache capacity?
0 0 votes
1 1 answer
1.5k
1.5k views
I have got - 5 compulsory misses for first 5 ref.- 3 conflict misses for last 3 ref.
13 13 votes
3 answers 3 answers
10.9k
10.9k views
Consider a cache as follows:Direct mapped8 words total cache data size2 words block sizeA sequence of eight memory read is performed in the order shown from the following...
9 9 votes
3 3 answers
5.6k
5.6k views
An 8 byte, 2-way set associative (using LRU replacement) with 2 byte blocks receives requests for the following addresses (represented in binary): 0110, 0000, 0010, 0001,...
To see more, click for the full list of questions or popular tags.