Login
Register
Dark Mode
Brightness
Ambient Glow – Questions list
Register
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Recent questions tagged misses
1
1 vote
0
0 answers
1.6k
1.6k views
Ace Test Series: CO & Architecture - Cache Misses Type
Na462
1.6k
views
asked
Jan 21, 2019
CO & Architecture
cache-memory
co-and-architecture
misses
ace-test-series
+
–
0
0 votes
0
0 answers
723
723 views
find conflict misses
here it is given byte addressable. So these locations refer to words or byte location. What are set, block fields here : number of words or number of bytes for these loca...
bts1jimin
723
views
asked
Jan 17, 2019
CO & Architecture
co-and-architecture
misses
cache-memory
+
–
0
0 votes
1
1 answer
1.2k
1.2k views
UPPCL AE 2018:21
Assume a memory access to main memory on a cache “miss” takes $30 \; \text{ns}$ and a memory access to the cache (on a cache “hit”) takes $3 \; \text{ns}.$ If $80 \%$ of ...
admin
1.2k
views
asked
Jan 5, 2019
Operating System
uppcl2018
operating-system
memory-management
cache-memory
misses
+
–
0
0 votes
0
0 answers
774
774 views
ME TEST
Consider Prof. Vamshi‘s writes a program given below and run on system which has 2-way set associative 16 KB data cache with 32 bytes block where each word size is 32 bit...
newdreamz a1-z0
774
views
asked
Dec 25, 2018
CO & Architecture
co-and-architecture
cache-memory
misses
+
–
0
0 votes
0
0 answers
560
560 views
Self doubt
Main mem block number is 4,6 and 8 . Then 8 is compalsory miss or conflict miss ????
abhishekmehta4u
560
views
asked
Sep 16, 2018
CO & Architecture
co-and-architecture
cache-memory
misses
self-doubt
+
–
3
3 votes
2
2 answers
2.2k
2.2k views
#Cache
Consider a direct map cache of 8 words, with block 2 words per Block. The following sequence of access to memory block 0,5,2,7,4,0 and 4 is repeated 10 times.Q1) number o...
Ayan21
2.2k
views
asked
Sep 11, 2018
CO & Architecture
co-and-architecture
cache-memory
misses
numerical-answers
+
–
0
0 votes
0
0 answers
1.3k
1.3k views
Misses
Consider the system have L1 data cache with 50 percent of hit rate and take 2 cycles when hit in L1 cache, L2 cache with 70% of hit rate and take 15 cycles when hit in L2...
Na462
1.3k
views
asked
Jul 29, 2018
CO & Architecture
co-and-architecture
misses
cache-memory
+
–
0
0 votes
1
1 answer
1.4k
1.4k views
No. of Misses
Assume that we have a two dimensional array of 60 × 60. Each element is of 4 bytes and array is stored in row major order. RAM is 2 MB and cache is 8 KB with each block o...
Na462
1.4k
views
asked
Jul 29, 2018
CO & Architecture
co-and-architecture
misses
cache-memory
direct-mapping
+
–
0
0 votes
0
0 answers
2.0k
2.0k views
Number of Misses
Consider a direct mapped cache with 16 blocks with block size of 16 bytes. Initially the cache is empty. The following sequence of access of memory blocks:Ox80000, Ox8000...
Na462
2.0k
views
asked
Jul 23, 2018
CO & Architecture
co-and-architecture
misses
+
–
2
2 votes
1
1 answer
2.4k
2.4k views
conflict miss
Can someone tell me the text-book definition for conflict miss?
Warlock lord
2.4k
views
asked
Jan 12, 2018
CO & Architecture
co-and-architecture
cache-memory
misses
+
–
0
0 votes
0
0 answers
2.0k
2.0k views
Misses in cache
Consider a cache as follows:Direct mapped8 words total cache data size2 words block sizeA sequence of memory read is performed in the order shown from the following addr...
Anjan
2.0k
views
asked
Dec 24, 2017
CO & Architecture
co-and-architecture
misses
+
–
1
1 vote
1
1 answer
3.5k
3.5k views
types of miss in cache
a direct-mapped cache of the size of 4 blocks. The main memory block access sequences are 0,1,2,3,4,1,2,3,0,4,0 No. of compulsory misses, conflict misses and capacity mis...
Raj_Choudhary
3.5k
views
asked
Dec 4, 2017
CO & Architecture
cache-memory
misses
+
–
1
1 vote
1
1 answer
1.4k
1.4k views
Number of cache misses
pranab ray
1.4k
views
asked
Nov 19, 2017
CO & Architecture
co-and-architecture
misses
+
–
4
4 votes
1
1 answer
2.0k
2.0k views
Conflict misses doubt.
I read that if block size increases, then we have fewer blocks so number of conflict misses increases.My doubt is how will the conflict misses increase ? If cache size is...
Xylene
2.0k
views
asked
Aug 6, 2017
CO & Architecture
misses
co-and-architecture
direct-mapping
+
–
3
3 votes
1
1 answer
3.0k
3.0k views
miss penalty
Consider a system with CPI of 1.0 on a 5 GHz machine with a 2% miss rate and memory access time of 100ns. To reduce miss penalty designers decided to add a L2 cache with ...
Akriti sood
3.0k
views
asked
Oct 31, 2016
CO & Architecture
co-and-architecture
cache-memory
misses
+
–
20
20 votes
3
3 answers
22.4k
22.4k views
difference between compulsory miss, conflict miss and capacity miss
I want to clearly understand the difference between compulsory miss, conflict miss and capacity misswhat I understood iscompulsory miss: when a block of main memory is tr...
Anusha Motamarri
22.4k
views
asked
Sep 22, 2016
CO & Architecture
co-and-architecture
cache-memory
misses
+
–
1
1 vote
1
1 answer
1.0k
1.0k views
Conflict Misses
Will conflict misses increase if k-way set associative cache is used and we increase the cache capacity?
Sumit1311
1.0k
views
asked
Jan 21, 2016
CO & Architecture
co-and-architecture
cache-memory
misses
+
–
0
0 votes
1
1 answer
1.5k
1.5k views
MadeEasy Test Series: CO & Architecture - Conflict Misses
I have got - 5 compulsory misses for first 5 ref.- 3 conflict misses for last 3 ref.
Tushar Shinde
1.5k
views
asked
Jan 18, 2016
CO & Architecture
made-easy-test-series
co-and-architecture
misses
+
–
13
13 votes
3
answers
3 answers
10.9k
10.9k views
direct mapping and types of misses
Consider a cache as follows:Direct mapped8 words total cache data size2 words block sizeA sequence of eight memory read is performed in the order shown from the following...
khushtak
10.9k
views
asked
Dec 15, 2015
CO & Architecture
direct-mapping
misses
cache-memory
co-and-architecture
+
–
9
9 votes
3
3 answers
5.6k
5.6k views
page replacement
An 8 byte, 2-way set associative (using LRU replacement) with 2 byte blocks receives requests for the following addresses (represented in binary): 0110, 0000, 0010, 0001,...
Sara
5.6k
views
asked
Oct 18, 2015
CO & Architecture
co-and-architecture
cache-memory
least-recently-used
misses
+
–
To see more, click for the
full list of questions
or
popular tags
.