515 views
0 0 votes

@Arjun sir

In the Question :-  https://gateoverflow.in/1391/gate2005-68

I have drawn like :- 

F  D  E  M  W

    F   D  D   E  M  W

          F  -    D   E  M  W            Total 8 Clock cycle with operand forwarding.

Why cant we Overlap stuffs means:- 

In first case at second instruction the data will be available only after the memory access of first instruction.We could do something like in the Upper edge of the clock fetch from the memory and in the downward edge of clock Do the execution operation of next stage. If we follow this policy we will get 7 clock cycles.

Checkout the comment of Arjun Sir:-  https://gateoverflow.in/3623/gate2006-it-79

Or when to use such technique as depicted by Arjun Sir.

1 Answer

0 0 votes

 

serial no. cycle 1 cycle 2  cycle 3 cycle 4 cycle 5 cycle 6 cycle 7 cycle 8 cycle 9
 I1 IF RD EX MA WB        
I2   IF --------- RD EX MA WB    
I3     IF  -------- RD EX MA WB  

USING THE DATA FORWARDING 

 

Position:
Show:

Related questions

80 80 votes
11 answers 11 answers
34.1k
34.1k views
go_editor asked Sep 28, 2014
34,147 views
Consider a $6$-stage instruction pipeline, where all stages are perfectly balanced. Assume that there is no cycle-time overhead of pipelining. When an application is exec...
200 200 votes
9 answers 9 answers
79.4k
79.4k views
Kathleen asked Sep 22, 2014
79,427 views
A $5$ stage pipelined CPU has the following sequence of stages:IF – instruction fetch from instruction memoryRD – Instruction decode and register readEX – Execute: ALU op...
74 74 votes
4 answers 4 answers
36.1k
36.1k views
Kathleen asked Sep 12, 2014
36,115 views
Which of the following are NOT true in a pipelined processor?Bypassing can handle all RAW hazardsRegister renaming can eliminate all register carried WAR hazardsControl h...
0 0 votes
1 1 answer
1.4k
1.4k views
shima abdullah asked Jun 27, 2022
1,389 views
if an unpipelined processor with a cycle time of 25 ns is evenly divided into 5 pipeline stages using pipeline latches with 1-ns latency,what is the total latency of the ...