Register

Recent questions tagged dma

1 1 vote
2 2 answers
2.6k
2.6k views
Andrew S. Tanenbaum (OS) Edition 4 Exercise 1 Question 5 (Page No. 81)
On early computers, every byte of data read or written was handled by the CPU (i.e., there was no DMA). What implications does this have for multiprogramming?
User Avatar
0 0 votes
0 0 answers
1.7k
1.7k views
NPTEL assignment
A DMA controller transfers 32-bit words from an input device to memory in one clock cycle using cycle stealing. The input device transmits data at a rate of 9600 bytes pe...
User Avatar
2 2 votes
3 3 answers
1.2k
1.2k views
Ace Test Series: CO & Architecture - Instruction Execution
CPU can leave current instruction execution, without completing it for :Service of interruptDMABothNeither
User Avatar
1 1 vote
1 1 answer
1.4k
1.4k views
AppliedAi MOCK1
An I/O device transfers a data 10MB/s over a bus which is capable of sending the data at a rate 100MB/s. Consider a processor operates at 200MHZ, and it takes 100 clock c...
User Avatar
0 0 votes
0 0 answers
729
729 views
Self Doubt
Does DMA use interrupts? or not. please, someone ..
User Avatar
0 0 votes
0 0 answers
1.6k
1.6k views
Made Easy Test Series
Consider a disk drive with the following specifications. 16 surfaces, 128 tracks / surfaces, 256 sectors / track, 512 B / sector, rotations speed 3600 rpm. The disk is op...
User Avatar
1 1 vote
1 1 answer
753
753 views
DMA doubt
For word preperatioin time what i thought is the time taken to transfer the data into DMA buffer is it correct ?. Or is any buffer is available inside DMA or not or that...
User Avatar
2 2 votes
0 0 answers
848
848 views
Percentage of CPU used in DMA burst mode
Wikipedia says this about DMA burst mode (https://en.wikipedia.org/wiki/Direct_memory_access#Burst_mode)In burst mode, an entire block of data is transferred in one conti...
User Avatar
1 1 vote
0 0 answers
723
723 views
Cycle stealing mode when bus width is bigger than disk buffer
I was going through this problem: Consider a disk drive with the following specifications:16 surfaces, 512 tracks/surface, 512 sectors/track, 1 KB/sector, rotation speed ...
User Avatar
0 0 votes
0 0 answers
435
435 views
ME Test
User Avatar
1 1 vote
2 2 answers
1.8k
1.8k views
DMA,interrupts
True/false1. To access bus the DMA does not issue an interrupt it is done through DMA-request and DMA-acknowledge wires. Interrupt is issued by DMA to CPU only after comp...
User Avatar
1 1 vote
0 0 answers
4.0k
4.0k views
Made Easy Test Series
Assertion(A): The DMA technique is more efficient than the interrupt-driven technique for high volume I/O data transfer.Reason(R): The DMA technique doesnt make use of th...
User Avatar
5 5 votes
1 1 answer
4.5k
4.5k views
MadeEasy Test Series: CO & Architecture - Dma
A hard disk with a transfer rate of 1 KBps is constantly transferring data to memory using DMA cycle stealing mode. The size of the data transfer is 16 bytes. The process...
User Avatar
0 0 votes
0 0 answers
1.3k
1.3k views
william stallings I/O
a system employing interrupt-driven I/O for a particular device that transfersdata at an average of 8 KB/s on a continuous basis.a. Assume that interrupt processing takes...
User Avatar
0 0 votes
1 1 answer
2.2k
2.2k views
DMA cycle stealing
Consider a device with 1MB per second transfer rate and operating in cycle stealing mode of DMA. It requires 0.5 microsecond to transfer the data (1 byte) when it is read...
User Avatar
2 2 votes
0 0 answers
949
949 views
DMA Doubt
can someone explain what is preparation time in DMA exactly?and why is it multiplied by CPU cycle time in most of the questions here?does preparation time means that a wo...
User Avatar
0 0 votes
0 0 answers
1.1k
1.1k views
Mode of data transfer
Which of the following mode of data transfer uses Interrupt mechanism ? (More then may be correct)Programmed I/OInterrupt Driven data transferDMA ModeAsynchronous I/OSync...
User Avatar
0 0 votes
0 0 answers
989
989 views
DMA Cycle Stealing
A DMA controller uses the main memory buffer. It employs cycle stealing to deposit input data to this buffer. Suppose the external device uses a 9600 band transfer rate. ...
User Avatar
2 2 votes
1 1 answer
3.8k
3.8k views
MadeEasy Workbook: CO & Architecture - Dma
Consider a device of 1MBPS is operating in a cycle stealing mode of DMA .Whenever 16 B word is available it is transferred into memory in 4 microseconds. What is the % of...
User Avatar
0 0 votes
1 1 answer
479
479 views
GRADE UP TEST SERIES
Consider a system in which DMA technique is used to transfer 16 MB of data from an I/O device into memory. The bandwidth of I/O device is 128 KB/s. The clock cycle of the...
User Avatar
2 2 votes
1 1 answer
2.2k
2.2k views
#CO DMA modes and % of time CPU stays idle.
Consider ​y μs is cycle time / transfer time (for memory) x μs is data transfer time / preparation time (for disk) then % of time CPU idle in CYCLE STEALING MODE is = y/...
User Avatar
0 0 votes
1 1 answer
390
390 views
general query
Can anyone suggest me best resource for IO organization, DMA and hard disk structure in CO. I am getting difficulty in these topics.
User Avatar
1 1 vote
0 0 answers
822
822 views
ISI2016-PCB-CS-2
Consider sending a large file of $360,000$ bits from Host $A$ to Host $B,$ connected through a router, as shown in the below figure $2.$ Assume that there is no queuing a...
User Avatar
0 0 votes
1 1 answer
652
652 views
SELF DOUBT
https://gateoverflow.in/131079/coa-dmaFOR BURST MODE IT SHOULD ALSO SYSTEM BUS??
User Avatar
0 0 votes
2 2 answers
1.9k
1.9k views
Computer Organisation
User Avatar
0 0 votes
0 0 answers
385
385 views
Self Doubt
Since a DMA contoller is connected with the number of I/O devices. Is it possible that DMA controller (say master) is connected with number of other DMA controllers (say ...
User Avatar
0 0 votes
0 0 answers
1.4k
1.4k views
Direct Memory Access
Locality of Reference is use Cache Memory but not DMA. Why?I mean atleast temporal locality should use DMA. as definition of temporal locaity is "Temporal locality refers...
User Avatar
0 0 votes
1 1 answer
1.5k
1.5k views
DMA Transfer rate
Consider 8-bit DMA device operating in cycle stealing mode (Single Transfer Mode). Each DMA cycle takes 6 clock and each clock is of 2 MHz. An intermediate CPU machine cy...
User Avatar
0 0 votes
1 1 answer
1.0k
1.0k views
DMA CPU consumed or blocked
In DMA, there are two modes of transferring data: burst and cycle stealing. Also, there are two states of CPU when operating DMA: either it's blocked or consumed.I want t...
User Avatar
0 0 votes
0 0 answers
770
770 views
DMA Controller
DMA is mainly used to control faster processor activity.Then how processor time slows down by a DMA activity?
User Avatar
Page: