Login
Register
Dark Mode
Brightness
Ambient Glow – Questions list
Register
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Recent questions tagged dma
0
0 votes
1
1 answer
949
949 views
Register data transfer
Registers R1 and R2 contain memory address and data to be written in that memory adress respectively. To execute the instruction that transfers content of R2 to memory ad...
Rakesh K
949
views
asked
Dec 9, 2016
CO & Architecture
co-and-architecture
dma
+
–
0
0 votes
2
2 answers
1.1k
1.1k views
CPU blocked time in DMA
Consider a disk drive with 16 surfaces, 512 tracks / surface, 256 sectors / track, 8 KB / sector with a rotation speed of 3600 rpm. The disk is operated in cycle stealing...
Sanket_
1.1k
views
asked
Dec 6, 2016
CO & Architecture
co-and-architecture
dma
+
–
0
0 votes
0
0 answers
442
442 views
DMA-VG
Consider a hard disk which when requested to read a sector of 2048 bytes, first reads into its own local memory, and then uses DMA to transfer it to the main memory over ...
srestha
442
views
asked
Dec 1, 2016
CO & Architecture
co-and-architecture
dma
+
–
0
0 votes
2
answers
2 answers
2.1k
2.1k views
DMA madeeasy
Here device transfer rate is 416.7 us and cpu executing an instruction in .5 us.So how to decide the clock cycle time, to calculate the fraction of cpu slows down?
vaishali jhalani
2.1k
views
asked
Nov 28, 2016
Operating System
dma
co-and-architecture
+
–
3
3 votes
2
answers
2 answers
2.6k
2.6k views
Test by Bikram | Computer Organization and Architecture | Test 1 | Question: 23
A hard disk is connected to a $2$ GHz processor through a DMA controller which works in burst mode. The initial set up of a DMA transfer takes $1000$ clock cycles for the...
Bikram
2.6k
views
asked
Nov 25, 2016
CO & Architecture
tbb-coa-1
co-and-architecture
numerical-answers
io-handling
dma
+
–
0
0 votes
2
answers
2 answers
1.2k
1.2k views
Test by Bikram | Computer Organization and Architecture | Test 1 | Question: 17
The fastest mode of data transfer is:Programmable I/OInterrupt I/ODMABoth A and B
Bikram
1.2k
views
asked
Nov 25, 2016
CO & Architecture
tbb-coa-1
co-and-architecture
io-handling
interrupts
dma
+
–
2
2 votes
1
answers
1 answer
1.3k
1.3k views
IIT m november 2016
A DMA needs 5 clock cycle to transfer 8 byte data.how many clock needed to transfer 1024 byte of data ,if burst transfer is not used
Aboveallplayer
1.3k
views
asked
Nov 23, 2016
CO & Architecture
written-test
co-and-architecture
dma
+
–
29
29 votes
3
answers
3 answers
9.7k
9.7k views
Hamacher-DMA
The average seek time and rotational delay in a disk system are 6ms and 3ms, respectively. The rate of data transfer to or from the disk is 30 Mbytes/sec and all disk ac...
srestha
9.7k
views
asked
Nov 20, 2016
CO & Architecture
co-and-architecture
dma
+
–
2
2 votes
2
2 answers
3.4k
3.4k views
DMA anc CPU idle time
Which of the following statements is / are true?A. In DMA approach CPU never gets idle for data transfer.B. In DMA approach, CPU becomes idle whenever DMA controller stea...
sh!va
3.4k
views
asked
Nov 4, 2016
Operating System
dma
operating-system
+
–
–4
–4 votes
0
0 answers
1.0k
1.0k views
COA Interface
What is this RS – 232 interface . Somebody please explain in easy words please
LavTheRawkstar
1.0k
views
asked
Nov 3, 2016
CO & Architecture
co-and-architecture
pipelining
test-series
dma
+
–
1
1 vote
1
1 answer
2.9k
2.9k views
DMA transfer time
Initialize the address register Initialize the count to 500 LOOP: Load a byte from device Store in memory at address given by address register Increment the address regis...
PEKKA
2.9k
views
asked
Nov 3, 2016
CO & Architecture
dma
co-and-architecture
+
–
15
15 votes
3
answers
3 answers
10.4k
10.4k views
DMA -cycle stealing
Consider a system in which bus cycle takes 100 ns. Transfer of bus control from processor to device or device to processor, takes 250 ns. One of the IO device has data tr...
Akriti sood
10.4k
views
asked
Nov 2, 2016
CO & Architecture
dma
moderate
+
–
2
2 votes
1
1 answer
3.3k
3.3k views
online test series
A DMA module is transferring characters to memory using cycle stealing mode, from a device which is transmitting at a rate of 19200 bps. The rate at which processor is fe...
G.K.T
3.3k
views
asked
Sep 15, 2016
CO & Architecture
dma
+
–
3
3 votes
1
1 answer
1.3k
1.3k views
DMA CONTROLLER CYCLE STEALING
Please explain DMA cycle stealing mode with a timeline diagram.Does the DMA wait for 1 byte before aquiring the bus control and is this the same time when CPU utilizes th...
Ashish Singh 3
1.3k
views
asked
Sep 1, 2016
CO & Architecture
co-and-architecture
dma
cycle
stealing
+
–
11
11 votes
3
answers
3 answers
20.0k
20.0k views
Cycle Stealing(DMA)
In Cycle Stealing, does the DMA interrupt the processor everytime, or it uses the cycle while the processor remains unknown of the fact?
prasitamukherjee
20.0k
views
asked
Aug 9, 2016
CO & Architecture
co-and-architecture
dma
cycle
+
–
3
3 votes
1
1 answer
6.9k
6.9k views
UGC NET CSE | December 2015 | Part 3 | Question: 5
A DMA controller transfers 32-bit words to memory using cycle Stealing. The words are assembled from a device that transmits characters at a rate of 4800 characters per s...
go_editor
6.9k
views
asked
Aug 9, 2016
CO & Architecture
ugcnetcse-dec2015-paper3
co-and-architecture
dma
+
–
7
7 votes
0
0 answers
3.6k
3.6k views
William Stalling Computer Organization I/O (DMA) question CYCLE stealing VS Burst Mode
Solution : Some one please explain with correct sequence of steps in each mode and a rough timing diagram.
dd
3.6k
views
asked
Jul 13, 2016
CO & Architecture
co-and-architecture
dma
+
–
6
6 votes
1
1 answer
6.7k
6.7k views
Madeeasy
Suppose DMA is employed in two modes1)Cycle Steaking Mode2)Burst ModeTransfer of bus control from CPU to I/O or I/O to CPU takes 300ns. Assume the system in which bus cyc...
gshivam63
6.7k
views
asked
Jun 29, 2016
CO & Architecture
co-and-architecture
dma
io-organization
+
–
5
5 votes
5
answers
5 answers
4.7k
4.7k views
ISRO CSE 2011 | Question: 58
In DMA transfer scheme, the transfer scheme other than burst mode iscycle techniquestealing techniquecycle stealing techniquecycle bypass technique
go_editor
4.7k
views
asked
Jun 23, 2016
CO & Architecture
isro2011
co-and-architecture
io-handling
dma
+
–
13
13 votes
5
answers
5 answers
8.1k
8.1k views
ISRO CSE 2011 | Question: 39
Two control signals in microprocessor which are related to Direct Memory Access (DMA) are$\textsf{INTR \& INTA}$$\textsf{RD \& WR}$$\textsf{S0 \& S1}$$\textsf{HOLD \& HLD...
go_editor
8.1k
views
asked
Jun 22, 2016
CO & Architecture
isro2011
co-and-architecture
io-handling
dma
+
–
12
12 votes
5
answers
5 answers
10.6k
10.6k views
ISRO-2013-14
A processor is fetching instructions at the rate of $1$ MIPS. A DMA module is used to transfer characters to RAM from a device transmitting at $9600$ bps. How much time w...
Misbah Ghaya
10.6k
views
asked
Apr 26, 2016
CO & Architecture
isro2013
dma
+
–
71
71 votes
8
answers
8 answers
31.1k
31.1k views
GATE CSE 2016 | Set 1 | Question: 31
The size of the data count register of a $\text{DMA}$ controller is $16\;\text{bits}$. The processor needs to transfer a file of $29,154$ kilobytes from disk to main memo...
Sandeep Singh
31.1k
views
asked
Feb 12, 2016
CO & Architecture
gatecse-2016-set1
co-and-architecture
dma
normal
numerical-answers
+
–
13
13 votes
2
2 answers
13.0k
13.0k views
DMA operation
A) Consider $1$mbps hard-disk is interfaced to the processor in a cycle stealing mode of DMA whenever $64$ bytes of data is available in the buffer,then it is transferred...
Kapil
13.0k
views
asked
Jan 23, 2016
CO & Architecture
dma
co-and-architecture
+
–
0
0 votes
0
0 answers
646
646 views
DAM cycle stealing
How cycle stealing maximize i/o rate
Pradip Nichite
646
views
asked
Jan 22, 2016
CO & Architecture
co-and-architecture
dma
cycle
+
–
2
2 votes
4
4 answers
4.0k
4.0k views
A hard disk with transfer rate of 20 kbps is constantly transferring data to memory using DMA cycle stealing mode
A hard disk with transfer rate of 20 kbps is constantly transferring data to memory using DMA cycle stealing mode. The size of data transfer is 32 bytes. The processor ru...
worst_engineer
4.0k
views
asked
Jan 14, 2016
CO & Architecture
co-and-architecture
dma
+
–
3
3 votes
2
answers
2 answers
2.2k
2.2k views
GATE2005
Consider a disk drive with the following specifications:16 surfaces, 512 tracks/surface, 512 sectors/track, 1 KB/sector, rotation speed 3000 rpm. The disk is operated in ...
pC
2.2k
views
asked
Dec 30, 2015
CO & Architecture
co-and-architecture
io-organization
dma
+
–
3
3 votes
1
answers
1 answer
1.2k
1.2k views
DMA Q2
The MegaGiga hard disk rotates at $10000$ rpm ($6$ ms/rot) with a seek time given by = $1+0.001$tmsec, where $t$ is the number of tracks the arm seeks. Assume a block siz...
yes
1.2k
views
asked
Nov 30, 2015
CO & Architecture
dma
+
–
0
0 votes
2
2 answers
2.7k
2.7k views
Direct memory access is used for high-speed I/O devices.
Direct memory access is used for high-speed I/O devices.Why this happens.what is co relation between speed of I/O and DMA transfer becoz anyway DMA is more efficient than...
Anurag_s
2.7k
views
asked
Nov 18, 2015
CO & Architecture
co-and-architecture
io-handling
dma
+
–
1
1 vote
1
1 answer
2.2k
2.2k views
percentage of time of cpu blockage during dma transfer
Consider a disk drive with following specifications: 16 surfaces, 512 tracks/surface, 512 sectors/sector, 1KB/sector, rot. speed 3000rpm. The disk is operated in cycle st...
gate_forum
2.2k
views
asked
Nov 14, 2015
CO & Architecture
co-and-architecture
disk
dma
+
–
4
4 votes
1
1 answer
802
802 views
what is the processor time
Consider the disk drive with the following specification $16$ surface. $1024$ tracks per surface. $1024$ sectors/track, $1$ KB /sector rotation speed is $3000$ $\text{rp...
Sourabh Kumar 1
802
views
asked
Oct 30, 2015
CO & Architecture
dma
+
–
Page:
« prev
1
2
3
4
5
next »