Register

Web Page

Machine instructions and Addressing modes. ALU, data‐path and control unit. Instruction pipelining. Pipeline hazards, Memory hierarchy: cache, main memory and secondary storage; I/O interface (Interrupt and DMA mode)

$$\scriptsize{\overset{{\large{\textbf{Mark Distribution in Previous GATE}}}}{\begin{array}{|c|c|c|c|c|c|c|c|}\hline
\textbf{Year}& \textbf{2024-1} & \textbf{2024-2} & \textbf{2023} &  \textbf{2022} & \textbf{2021-1}&\textbf{2021-2}&\textbf{Minimum}&\textbf{Average}&\textbf{Maximum}
\\\hline\textbf{1 Mark Count} & 2&2&2& 3 &1&2&1&2&3
\\\hline\textbf{2 Marks Count} & 3&3&4& 2 &2&2&2&2.67&4
\\\hline\textbf{Total Marks} & 8&8&10& 7 &5&6&\bf{5}&\bf{7.33}&\bf{10}\\\hline
\end{array}}}$$

Filter

Hot questions in CO and Architecture

6 votes
3 answers
241
ISRO2020-46
A magnetic disk has $100$ cylinders, each with $10$ tracks of $10$ sectors. If each sector contains $128$ bytes, what is the maximum capacity of the disk in kilobytes? $1,280,000$ $1280$ $1250$ $128,000$
A magnetic disk has $100$ cylinders, each with $10$ tracks of $10$ sectors. If each sector contains $128$ bytes, what is the maximum capacity of the disk in kilobytes?$1,...
User Avatar
0 votes
1 answer
247
Asked in NIMCET Exam 2010
A main memory has an access time of 45 ns. A 5 ns time gap is necessary for the completion of one access to the beginning of the next access. The bandwidth of the memory (a) 25 MHz (b) 20 MHz (c) 40 MHz (d) 50 MHz
A main memory has an access time of 45 ns. A 5 ns time gap is necessary for the completion of one access to the beginning of the next access. The bandwidth of the memory(...
User Avatar
5 votes
2 answers
253
Micro programmed Control Unit
Microprogrammed control unit uses fixed logic to interrupt instruction. True or False.
Microprogrammed control unit uses fixed logic to interrupt instruction.True or False.
User Avatar
1 votes
1 answer
255
BARC 2015
Operand is fetched from memory During (A) fetch phase (B) execute phase (C) decode phase (D) read phase
Operand is fetched from memory During(A) fetch phase(B) execute phase(C) decode phase(D) read phase
User Avatar
0 votes
1 answer
256
coa question
Interpret the main memory addresses FF010,12364,andC7691 considering direct, associative and 2 way set associative mapping if the main memory size is 1MB,word size is 16 bytes, and cache size is 64KB.
Interpret the main memory addresses FF010,12364,andC7691 considering direct, associative and 2 way set associative mapping if the main memory size is 1MB,word size is 16 ...
User Avatar
0 votes
1 answer
259
self doubt
Can Interrupt-Driven I/O be memory mapped? Polling is memory mapped or IO mapped?
Can Interrupt-Driven I/O be memory mapped?Polling is memory mapped or IO mapped?
User Avatar
Page: