Register

Web Page

Machine instructions and Addressing modes. ALU, data‐path and control unit. Instruction pipelining. Pipeline hazards, Memory hierarchy: cache, main memory and secondary storage; I/O interface (Interrupt and DMA mode)

$$\scriptsize{\overset{{\large{\textbf{Mark Distribution in Previous GATE}}}}{\begin{array}{|c|c|c|c|c|c|c|c|}\hline
\textbf{Year}& \textbf{2024-1} & \textbf{2024-2} & \textbf{2023} &  \textbf{2022} & \textbf{2021-1}&\textbf{2021-2}&\textbf{Minimum}&\textbf{Average}&\textbf{Maximum}
\\\hline\textbf{1 Mark Count} & 2&2&2& 3 &1&2&1&2&3
\\\hline\textbf{2 Marks Count} & 3&3&4& 2 &2&2&2&2.67&4
\\\hline\textbf{Total Marks} & 8&8&10& 7 &5&6&\bf{5}&\bf{7.33}&\bf{10}\\\hline
\end{array}}}$$

Filter

Recent questions in CO and Architecture

#2661
16.3k
views
1 answers
0 votes
Design 4m X 32 memory using 512 X 8 memory chip
Please show working
User Avatar
#2662
16.9k
views
1 answers
3 votes
A two-way associative cache memory uses blocks of four words.The cache can accommodate a total of 2048 words
A two-way associative cache memory uses blocks of four words.The cache can accommodate a total of 2048 words from main memory.The main memory size is 128K ... ,SET,WORD fields of the main memory address required to design the cache memory
User Avatar
#2663
666
views
1 answers
0 votes
Find out the number of page fault in the following strings of pages used by CPU using the page replaced algorithm LRU
Find out the number of page fault in the following strings of pages used by CPU using the page replaced algorithm LRU and LIFO[taking 3 page frames]1,1,3,5,3,4,2,2,2,1,8
User Avatar
#2664
733
views
0 answers
0 votes
Divide the following using restoring and non-restoring method: 13 / 4
Please show the working
User Avatar
#2665
1.8k
views
0 answers
1 votes
Multiply the following using booths multiplication algorithm (-7) x (-3)
Please show working
User Avatar
#2666
19.4k
views
1 answers
4 votes
Draw the space time diagram for a 6-segment pipeline showing the time it takes to process 8 no of tasks.
Draw the space time diagram for a 6-segment pipeline showing the time it takes to process 8 no of tasks.Determine the no of clock cycle that it takes to process 200 tasks.
User Avatar
#2667
2.2k
views
0 answers
0 votes
Write the assembly language code segment to evaluate the following arithmetic expression:
Write the assembly language code segment to evaluate the following arithmetic expression:X=((A+B)*C)/(D-E*F+G*H)Usingi)Stack based organizationii)RISC organization
User Avatar
#2668
3.6k
views
2 answers
2 votes
What is the hit ratio of a cache memory.If cache memory access time.....
What is the hit ratio of a cache memory.If cache memory access time is 30ns,main memory access time is 150ns and avg access time is 42ns.
User Avatar
#2669
4.6k
views
1 answers
1 votes
Registers R1 and R2 of a computer contains the decimal value 1100 and 500
Registers R1 and R2 of a computer contains the decimal value 1100 and 500.What is the effective address of the memory operand in each of the following instructions?i)LOAD 20(R1),R5ii)MOVE 300,R5iii)STORE R5,50(R1,R2)IV)SUBSTRACT(R1)+,R5
User Avatar
#2670
2.2k
views
1 answers
1 votes
Express the decimal value 10.25 IEEE single precision format?
Please show the working
User Avatar
#2671
711
views
0 answers
0 votes
A computer has 70 instructions. For executing each instructin max steps required are 18...
A computer has 70 instructions. For executing each instructin max steps required are 18.What will be the specification of instruction and step counter decoder used in hardwired control unit design?
User Avatar
#2672
27.3k
views
3 answers
1 votes
How many 64 x 8 RAM chips are needed to provide a memory capacity of 2048 bytes?
Please show the working
User Avatar
#2673
2.6k
views
0 answers
1 votes
Multiply the following Booths multiplications algorithm (-13)x 7
Please show the working
User Avatar
#2674
16.3k
views
2 answers
2 votes
A non-pipeline system 50ns to process a task....
A non-pipeline system 50ns to process a task. The same task can be processed in a 6 segment pipeline with a clock cycle of 10ns. Determine the speed of ratio ... system for 100 tasks . What is the maximum speed up that can be achieved?
User Avatar
#2675
3.8k
views
1 answers
0 votes
Consider a memory of 8 words per block.If 2 clock cycle are required to transfer address from CPU to main memory
Consider a memory of 8 words per block.If 2 clock cycle are required to transfer address from CPU to main memory, 6 clock cycle to access the first ... the block with memory interleaving and without interleaving if no of modules are 4.
User Avatar
#2676
5.7k
views
1 answers
2 votes
Write a program that can evaluate the following expressions in single accumulator processor and stack base computer.
Write a program that can evaluate the following expressions in single accumulator processor and stack base computer.(A*B)+(C*D)
User Avatar
#2677
329
views
1 answers
0 votes
#uppcl
Q. Bus is used in computer for-:A. connect different component on the motherboard of a PC unit.B. connect RAM to motherboard.C.run the CMOS.D. speed up the processing speed of CPU
User Avatar
#2678
1.1k
views
0 answers
5 votes
Return Instruction
With reference to the return instruction. Which of the following statement is / are true? 1. The instruction can be used only to take the flow of control back to the program ... B. 2nd only C. 1st, 2nd and 4 D. All the statement are tru
User Avatar
#2679
568
views
2 answers
0 votes
Memory Organization
suppose that a direct mapped cache has 2^9 lines, with 2^4 bytes per cache line. If cache items of a byte addressable memory space of 2^39 bytes. How many bits of ... cost of tags themselves)a)2^8 bitsb)2^11 bitsc)2^13 bitsd) None of these
User Avatar
#2680
201
views
0 answers
0 votes
Digitial
how many 3 input and gates are required to design Carry-look ahead adder of 5 bits.Assuming that we have XOR gates,hence we dont need to implement it using AND and NOT gates.PLz explain
User Avatar
Page: