Register

Web Page

Machine instructions and Addressing modes. ALU, data‐path and control unit. Instruction pipelining. Pipeline hazards, Memory hierarchy: cache, main memory and secondary storage; I/O interface (Interrupt and DMA mode)

$$\scriptsize{\overset{{\large{\textbf{Mark Distribution in Previous GATE}}}}{\begin{array}{|c|c|c|c|c|c|c|c|}\hline
\textbf{Year}& \textbf{2024-1} & \textbf{2024-2} & \textbf{2023} &  \textbf{2022} & \textbf{2021-1}&\textbf{2021-2}&\textbf{Minimum}&\textbf{Average}&\textbf{Maximum}
\\\hline\textbf{1 Mark Count} & 2&2&2& 3 &1&2&1&2&3
\\\hline\textbf{2 Marks Count} & 3&3&4& 2 &2&2&2&2.67&4
\\\hline\textbf{Total Marks} & 8&8&10& 7 &5&6&\bf{5}&\bf{7.33}&\bf{10}\\\hline
\end{array}}}$$

Filter

Recent questions in CO and Architecture

#2581
2.6k
views
1 answers
0 votes
tag directory size in direct mapping
how to calculate tag directory size in direct cache mapping...is it number of lines * tag bits??
User Avatar
#2582
6.2k
views
3 answers
30 votes
GATE CSE 1989 | Question: 2-ii
Match the pairs in the following questions: ...
User Avatar
#2583
1.2k
views
1 answers
1 votes
Virtual Gate Test Series: CO & Architecture - 8085 Microprocessor
Consider the following instructions of an 8085 microprocessorMVI D, 6 EHMVI E, 5 DHMOV A, DADD EIf above sequence of instructions are executed, then the value of carry flag (CY) and auxiliary ... 0CY = 0, AC = 1CY = 1, AC = 1CY = 1, AC = 0
User Avatar
#2584
767
views
1 answers
0 votes
Virtual Gate Test Series: CO & Architecture - 8085 Microprocessor Instruction
Consider the following set of instructions executed by 8085 microprocessorMOV H,20MOV L,10MOV E,00XCHGAfter the execution, the contents of E register will be ______________ (integer value only).
User Avatar
#2585
1.9k
views
1 answers
1 votes
Virtual Gate Test Series: CO & Architecture - Dynamic Memory
The false statement about dynamic RAM is(A) Power consumption of dynamic RAM is more than static RAM(B) Gate density of dynamic RAM is higher than that ... Main memory of a general purpose computer system is usually built using dynamic RAM
User Avatar
#2586
5.2k
views
0 answers
4 votes
computer organization Morris Mano NUmerical 3 address,2 address ,1 address , zero address instruction
Write a program to evaluate thefollowing arithmetic statement: X= [A- B + C * (D * E - F)]/[G + H * K][i] Using a general ... computer with one-address instructions.[iv] Using a stack organized computer with zero-address instructions.
User Avatar
#2587
403
views
1 answers
2 votes
MadeEasy Test Series: CO & Architecture - Pipelining
i got 2.66 my answer is not match..plz check
User Avatar
#2588
612
views
1 answers
3 votes
MadeEasy Test Series: CO & Architecture - Pipelining
plz check i got 18 cycle so its 18*10 nsec = 180 nsec check i correct or not??
User Avatar
#2589
933
views
1 answers
3 votes
pipeline
My approach isthere are 40% data access instructions, miss rate is 2%. when miss occurs CPI is 26 (as miss penalty is 25 clocks). when miss doesnt occur CPI ... the solution with your method, only point out mistake in my method.thank you!!
User Avatar
#2590
17.2k
views
2 answers
4 votes
coa morris mano numerical cache memory gate also important
A digital computer has a memory unit of 64K x 16 and a cache memory of 1K words. The cache uses direct mapping with a block size of 4 words.a. ... divided into functions? Include the valid bit.c. How many blocks can the cache accommodate?
User Avatar
#2591
8.8k
views
2 answers
1 votes
memory numerical coa
The content of PC in the basic computer is 3AF (all numbers are in hexadecimal). Thecontent of AC is 7EC3. The content of memory at address 3AF is 932E. The ... I, and the sequence counter SC in binary at the end of the instruction cycle.
User Avatar
#2592
742
views
1 answers
0 votes
IIT M november 2016
Memory syatem of a computer is changed from direct Cache to 2-way set assosiative cache.same block size.now what is falsea) capacity increases2)sequential access does not become faster3)size increases4) access time gets faster
User Avatar
#2593
462
views
1 answers
1 votes
Test by Bikram | Computer Organization and Architecture | Test 1 | Question: 29
A CPU has a $32$ KB direct-mapped cache with $128$byte block size. $'A'$ is a two dimensional array of size $512 \times 512$ with elements that occupy $8$bytes each.for ( ... $2^{14}$2^{18}$2^{15}$
User Avatar
#2594
428
views
3 answers
1 votes
Test by Bikram | Computer Organization and Architecture | Test 1 | Question: 30
Consider the following program segment for a CPU having three Registers $R1, R2,$ and $R3$ ... being executing by the CPU, then the return address saved onto the stack will be _______.
User Avatar
#2595
266
views
1 answers
0 votes
Test by Bikram | Computer Organization and Architecture | Test 1 | Question: 25
What is the addressing mode of the below mentioned instruction?$’\text{MUL } \ R1, \ \#2’$ Indirect Indexed Immediate Direct
User Avatar
#2596
424
views
1 answers
0 votes
Test by Bikram | Computer Organization and Architecture | Test 1 | Question: 26
A block-set-associative cache consists of a total of $64$ blocks divided into $4$-block sets. The main memory contains $4096$ blocks (each consisting of $128$ words).Answer the following ... $20$ and $6,7,8$19$ and $8,4,7$17$ and $8,7,4$
User Avatar
#2597
301
views
1 answers
0 votes
Test by Bikram | Computer Organization and Architecture | Test 1 | Question: 27
The memory unit of a computer has $256$ K words of $32$ bits each. The computer has an instruction format with four fields: an operation code field, a mode field (to specify one of ... $5,6,3,18$5,18,6,3$5,3,6,18$
User Avatar
#2598
514
views
1 answers
1 votes
Test by Bikram | Computer Organization and Architecture | Test 1 | Question: 28
A computer system has a main memory consisting of $1$M $16$-bit words. It also has a $4$K-word cache organized in the block-set-associative manner (with $4$ blocks ... $3.16$2.15$2.19$
User Avatar
#2599
485
views
3 answers
1 votes
Test by Bikram | Computer Organization and Architecture | Test 1 | Question: 22
Consider a hypothetical processor that supports two addresses -- one address and zero address instructions. It has a $256$ ... instructions, then the total number of zero address instructions formulated are _______.
User Avatar
#2600
1.3k
views
2 answers
3 votes
Test by Bikram | Computer Organization and Architecture | Test 1 | Question: 23
A hard disk is connected to a $2$ GHz processor through a DMA controller which works in burst mode. The initial set up of a DMA transfer takes $1000$ ... Then, the fraction of CPU time free if the disk is transferring data is _______%.
User Avatar
Page: