Login
Register
Dark Mode
Brightness
Ambient Glow – Questions list
Register
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Recent questions tagged adder
1
1 vote
1
answers
1 answer
893
893 views
ISRO ECE 2016 | Digital Logic
How many inputs & outputs does a full adder have?$3, 2$$2, 3$$3, 3$$2, 2$
sh!va
893
views
asked
Feb 21, 2017
Digital Logic
isro2016-ece
digital-logic
combinational-circuit
adder
isro-ece
+
–
3
3 votes
1
answers
1 answer
1.4k
1.4k views
Test by Bikram | Mock GATE | Test 3 | Question: 24
A $4-bit$ carry-lookahead adder adds two $4-bit$ numbers. The adder is designed only using $AND, OR, NOT, NAND $ and $NOR$ gates. We assume that all the inputs are availa...
Bikram
1.4k
views
asked
Feb 9, 2017
GATE
tbb-mockgate-3
digital-logic
numerical-answers
adder
digital-circuits
+
–
1
1 vote
1
1 answer
1.8k
1.8k views
Adder
vaishali jhalani
1.8k
views
asked
Jan 4, 2017
Digital Logic
digital-logic
adder
+
–
20
20 votes
2
answers
2 answers
7.3k
7.3k views
GATE CSE 1988 | Question: 4ii
Using binary full adders and other logic gates (if necessary), design an adder for adding $4$-bit number (including sign) in $2’s$ complement notation.
go_editor
7.3k
views
asked
Dec 19, 2016
Digital Logic
gate1988
digital-logic
descriptive
adder
+
–
0
0 votes
0
0 answers
1.1k
1.1k views
full adder
Can anyone explain me this theory with an example(from the third line)...??
Anmol Verma
1.1k
views
asked
Dec 14, 2016
Digital Logic
digital-logic
adder
combinational-circuit
+
–
0
0 votes
1
1 answer
1.3k
1.3k views
Virtual Gate Test Series: Digital Logic - Ripple Carry Adder
Which of the following statements is/are true?S1: Carry-lookahead adder is faster compared to a ripple carry adder.S2: The cost is higher for a carry lookahead adder comp...
Tendua
1.3k
views
asked
Dec 8, 2016
Digital Logic
digital-logic
adder
ripple-carry-adder
virtual-gate-test-series
+
–
1
1 vote
1
answers
1 answer
493
493 views
Test by Bikram | Digital Logic | Test 2 | Question: 13
Which of the following combinations is sufficient to build a half adder?EX-OR gate and NOR gate.EX-OR gate and OR gate.EX-OR gate and AND gate.Four NAND gates.
Bikram
493
views
asked
Nov 26, 2016
Digital Logic
tbb-digital-logic-2
adder
digital-logic
combinational-circuit
+
–
45
45 votes
1
answers
1 answer
10.8k
10.8k views
GATE CSE 1990 | Question: 1-i
Fill in the blanks:In the two bit full-adder/subtractor unit shown in below figure, when the switch is in position $2$ ___________ using _________ arithmetic.
Misbah Ghaya
10.8k
views
asked
Nov 18, 2016
Digital Logic
gate1990
digital-logic
adder
fill-in-the-blanks
+
–
1
1 vote
0
0 answers
1.0k
1.0k views
GATE CSE 1987 | Question: 3a
Design an $8 \times 8$ multiplier using five $4$-bits adders and $4$ ROM's each programmed to realise $4 \times 4$ multiplier.
Misbah Ghaya
1.0k
views
asked
Nov 11, 2016
Digital Logic
gate1987
digital-logic
adder
descriptive
unsolved
+
–
1
1 vote
0
0 answers
470
470 views
Online resource
Can anyone explained me how gate delay is calculated in this link http://iitkgp.vlab.co.in/?sub=38&brch=120&sim=483&cnt=664According me for 32 bit ripple carry adder,gate...
Digvijaysingh Gautam
470
views
asked
Oct 20, 2016
Digital Logic
adder
+
–
1
1 vote
3
3 answers
2.1k
2.1k views
Carry look ahead adder delay
How many gate delays are needed to add for increase of level in multilevel carry look ahead adder?(A) 2 gate delays(B) 3 gate delays(C) 4 gate delays(D) 5 gate delaysI re...
GateAspirant999
2.1k
views
asked
Oct 16, 2016
Operating System
digital-logic
adder
+
–
2
2 votes
1
answers
1 answer
1.4k
1.4k views
UGC NET CSE | August 2016 | Part 2 | Question: 10
Match the following :$\begin{array}{clcl} & \textbf{List-I} && \textbf{List-II} \\ \text{a.} & \text{Controlled inverter} & \text{i.} & \text{a circuit that can add 3 bi...
Misbah Ghaya
1.4k
views
asked
Sep 23, 2016
Digital Logic
ugcnetcse-aug2016-paper2
digital-logic
adder
+
–
1
1 vote
2
2 answers
884
884 views
GATE Overflow | Digital Logic | Test 1 | Question: 10
Total number of full and half-adders require to add 32 bit numbers is16 half adders , 16 full adders1 half-adders , 31 full-adders32 half-adders, 0 full-adders16 half-add...
Bikram
884
views
asked
Sep 20, 2016
Digital Logic
digital-logic
go-digital-logic-1
adder
two-marks
+
–
8
8 votes
2
2 answers
5.4k
5.4k views
Booth vs Add&SHIFT Calculation?
We want to multiply two 32 bit unsigned numbers 70E5F867 * EFB70E1E. . how many add operation is needed in ADD-shift and Booth method? Any idea how I can solve this? the ...
Sara Nimlon
5.4k
views
asked
Jul 28, 2016
CO & Architecture
co-and-architecture
booths-algorithm
adder
+
–
2
2 votes
3
3 answers
2.6k
2.6k views
UGC NET CSE | December 2013 | Part 2 | Question: 40
Which of the following statements are true ?A circuit that adds two bits, producing a sum bit and carry bit is called half adder.A circuit that adds two bits, producing a...
go_editor
2.6k
views
asked
Jul 26, 2016
Digital Logic
ugcnetcse-dec2013-paper2
digital-logic
adder
+
–
2
2 votes
5
answers
5 answers
7.4k
7.4k views
UGC NET CSE | December 2014 | Part 2 | Question: 06
The $\text{BCD}$ adder to add two decimal digits needs minimum of$6$ full adders and $2$ half adders$5$ full adders and $3$ half adders$4$ full adders and $3$ half adders...
Misbah Ghaya
7.4k
views
asked
Jul 18, 2016
Digital Logic
ugcnetcse-dec2014-paper2
digital-logic
adder
+
–
5
5 votes
2
answers
2 answers
5.3k
5.3k views
ISRO CSE 2016 | Question: 9
For a binary half-subtractor having two inputs $\text{A}$ and $\text{B}$, the correct set of logical outputs $\text{D}\;(=\text{A}\;\text{minus} \;\text{B})$ and $\text{X...
go_editor
5.3k
views
asked
Jul 5, 2016
Digital Logic
isro2016
digital-logic
adder
+
–
9
9 votes
2
answers
2 answers
8.0k
8.0k views
ISRO CSE 2007 | Question: 03
The circuit shown in the given figure is afull adderfull subtractershift registerdecade counter
go_editor
8.0k
views
asked
Jun 5, 2016
Digital Logic
isro2007
digital-logic
digital-circuits
adder
+
–
1
1 vote
0
0 answers
869
869 views
ISI2012-PCB-CS-2b
The CPU of a computer has a ripple-carry implementation of a $2$’s complement adder that takes two $8$ – bit integers $A = a_7a_6 \dots a_0$ and $B = b_7b_6 \dots b_0$ as...
go_editor
869
views
asked
Jun 2, 2016
Digital Logic
descriptive
isi2012-pcb-cs
digital-logic
adder
+
–
112
112 votes
9
answers
9 answers
47.1k
47.1k views
GATE CSE 2016 | Set 1 | Question: 33
Consider a carry look ahead adder for adding two $n$-bit integers, built using gates of fan-in at most two. The time to perform addition using this adder is$\Theta (1)$$\...
Sandeep Singh
47.1k
views
asked
Feb 12, 2016
Digital Logic
gatecse-2016-set1
digital-logic
adder
normal
+
–
105
105 votes
9
answers
9 answers
34.0k
34.0k views
GATE CSE 2016 | Set 2 | Question: 07
Consider an eight-bit ripple-carry adder for computing the sum of $A$ and $B$, where $A$ and $B$ are integers represented in $2$'s complement form. If the decimal value o...
Akash Kanase
34.0k
views
asked
Feb 12, 2016
Digital Logic
gatecse-2016-set2
digital-logic
adder
normal
numerical-answers
+
–
0
0 votes
1
1 answer
3.0k
3.0k views
Number of AND gates for carry lookahead generator
I am unable to prove it. Please explain
shikharV
3.0k
views
asked
Jan 14, 2016
Digital Logic
digital-logic
adder
+
–
10
10 votes
5
answers
5 answers
12.8k
12.8k views
ISRO2015-7
If half adders and full adders are implements using gates, then for the addition of two $17$ bit numbers (using minimum gates) the number of half adders and full adders r...
ajit
12.8k
views
asked
Oct 12, 2015
Digital Logic
isro2015
digital-logic
adder
+
–
155
155 votes
14
14 answers
111k
111k views
GATE CSE 2015 | Set 2 | Question: 48
A half adder is implemented with XOR and AND gates. A full adder is implemented with two half adders and one OR gate. The propagation delay of an XOR gate is twice that o...
go_editor
111k
views
asked
Feb 13, 2015
Digital Logic
gatecse-2015-set2
digital-logic
adder
normal
numerical-answers
+
–
21
21 votes
2
answers
2 answers
5.2k
5.2k views
GATE CSE 1993 | Question: 9
Assume that only half adders are available in your laboratory. Show that any binary function can be implemented using half adders only.
Kathleen
5.2k
views
asked
Sep 29, 2014
Digital Logic
gate1993
digital-logic
combinational-circuit
adder
descriptive
functional-completeness
+
–
57
57 votes
5
answers
5 answers
17.0k
17.0k views
GATE CSE 1997 | Question: 2.5
An N-bit carry lookahead adder, where $N$ is a multiple of $4$, employs ICs $74181$ ($4$ bit ALU) and $74182$ ( $4$ bit carry lookahead generator).The minimum addition ti...
Kathleen
17.0k
views
asked
Sep 29, 2014
Digital Logic
gate1997
digital-logic
normal
adder
+
–
62
62 votes
8
answers
8 answers
32.4k
32.4k views
GATE CSE 1999 | Question: 2.16
The number of full and half-adders required to add $16$-bit numbers is$8$ half-adders, $8$ full-adders$1$ half-adder, $15$ full-adders$16$ half-adders, $0$ full-adders$4$...
Kathleen
32.4k
views
asked
Sep 23, 2014
Digital Logic
gate1999
digital-logic
normal
adder
+
–
99
99 votes
8
answers
8 answers
25.5k
25.5k views
GATE CSE 2006 | Question: 36
Given two three bit numbers $a_{2}a_{1}a_{0}$ and $b_{2}b_{1}b_{0}$ and $c$ the carry in, the function that represents the carry generate function when these two numbers ...
Rucha Shelke
25.5k
views
asked
Sep 22, 2014
Digital Logic
gatecse-2006
digital-logic
normal
carry-generator
adder
+
–
78
78 votes
6
answers
6 answers
23.0k
23.0k views
GATE CSE 2007 | Question: 35
In a look-ahead carry generator, the carry generate function $G_i$ and the carry propagate function $P_i$ for inputs $A_i$ and $B_i$ are given by:$$P_i = A_i \oplus B_i \...
Kathleen
23.0k
views
asked
Sep 21, 2014
Digital Logic
gatecse-2007
digital-logic
normal
carry-generator
adder
+
–
122
122 votes
23
answers
23 answers
55.5k
55.5k views
GATE CSE 2004 | Question: 62
A 4-bit carry look ahead adder, which adds two 4-bit numbers, is designed using AND, OR, NOT, NAND, NOR gates only. Assuming that all the inputs are available in both com...
Kathleen
55.5k
views
asked
Sep 18, 2014
Digital Logic
gatecse-2004
digital-logic
normal
adder
+
–
Page:
« prev
1
2
3
4
next »