Recent questions tagged virtual-memory

1 1 vote
1 1 answer
1.8k
1.8k views
A processor uses 36 bit physical address and 32 bit virtual addresses, with a page frame size of 4 Kbytes. Each page table entry is of size 4 bytes. A three level page ta...
1 1 vote
2 2 answers
2.7k
2.7k views
Consider the machine with 64 MB Physical Memory and a 34 bit Virtual Address Space. If the page size is 4KB, the appropriate sizes of conventional and inverted page table...
1 1 vote
1 1 answer
1.7k
1.7k views
0 0 votes
0 0 answers
270
270 views
When the process is in memory and executing with PC value = 100Let virtual memory concept is used when next process is scheduled and main memory doesn't have space so any...
0 0 votes
0 0 answers
702
702 views
What exactly is happening here? I can't figure out the arrows!
0 0 votes
1 1 answer
2.6k
2.6k views
A simplified view of thread states is Ready, Running, andBlocked, where a thread is either ready andwaiting to be scheduled, is running on the processor, or is blocked (f...
0 0 votes
0 0 answers
725
725 views
An operating system supports a paged virtual memory, using a central processor with a cycle time of 1 microsecond. It costs an additional 1 microsecond to access a page o...
2 2 votes
3 3 answers
3.7k
3.7k views
Consider a system with a two level paging scheme in which a regular memory access takes 150 ns, and servicing a page fault takes 8 ms. An average instruction takes 100 ns...
0 0 votes
0 0 answers
607
607 views
First level data cache: Direct mapping , writeThrough/write allocate , 8kb data and lines of 8 bytes, miss rate= 17%First level instructions cache: Direct mapping,, 4kb d...
1 1 vote
0 0 answers
1.2k
1.2k views
How we can improve size of virtual memory?
1 1 vote
2 2 answers
1.7k
1.7k views
A computer uses 30 bit physical address, 38 bit virtual address and uses 2-level paging. The page table base register stores the base address of the first level, Each pag...
0 0 votes
0 0 answers
782
782 views
1 1 vote
2 2 answers
2.8k
2.8k views
Which of the following is true?A. If the page size increases page fault rate may also increase.B. Multi-level paging optimizes program execution time.C. Dynamic linking i...
0 0 votes
1 1 answer
4.1k
4.1k views
Virtual memory increases degree of multiprogrammingVirtual memory decreases degree of multiprogrammingDegree of multiprogrammoing means number of process is in memory. ...
0 0 votes
1 1 answer
1.1k
1.1k views
0 0 votes
1 1 answer
2.0k
2.0k views
1 1 vote
1 answers 1 answer
945
945 views
Assume that a memory with only 4 pages,each of 16 bytes,is initially empty.The CPU generates the following sequence of virtual addresses and uses the LRU page replacement...
2 2 votes
1 answers 1 answer
1.9k
1.9k views
The number of page faults with a given string "S " using LRU algorithm is "N" and considering the reverse of string S^R the number of page faults will beA)N. ...
1 1 vote
1 1 answer
1.2k
1.2k views
Suppose the average page fault service time is 20 milliseconds and memory access time is 200 nanoseconds. Assuming we wish to have less than 10% degradation in memory acc...
0 0 votes
1 1 answer
549
549 views
Please explain the concept of memory mapped files in OS. Is it really in GATE 2019 Syllabus?
1 1 vote
1 1 answer
1.6k
1.6k views
How does the virtual memory separates the logical memory as perceived by users from physical memory?Is it because we can load program with larger address space then physi...
1 1 vote
1 1 answer
1.3k
1.3k views
In multi-level paging, a big page table is divided into smaller pages and for those pages (of main page table) a new page table is created. So what be basically did is br...
0 0 votes
0 0 answers
567
567 views
I am having troble with these following questions. Please I need help
2 2 votes
0 0 answers
3.2k
3.2k views
Assume the amount of memory on a system is inversely proportional to page fault rate. Each time when memory doubles the page fault rate is reduced by third. Currently sys...
0 0 votes
0 0 answers
341
341 views
Say i have a Cache with hit ratio 96% and access time 1ns and a memory with access time 10 ns Now by default we go for Sequential access instead of ParallelNow... Tavg =...
0 0 votes
0 0 answers
1.7k
1.7k views
I have some doubt please listen me out an point where I am wrong if i am wrong..Let's say I have a physically addressed cache, a TLB and 2 level page table memory.(page ...
2 2 votes
1 answers 1 answer
3.4k
3.4k views
The lookup page table shown below is for a job in a paged virtual storage system with a page size of 1024 locations. Each virtual address is in the form [p,d] where p is ...