Register

Web Page

Machine instructions and Addressing modes. ALU, data‐path and control unit. Instruction pipelining. Pipeline hazards, Memory hierarchy: cache, main memory and secondary storage; I/O interface (Interrupt and DMA mode)

$$\scriptsize{\overset{{\large{\textbf{Mark Distribution in Previous GATE}}}}{\begin{array}{|c|c|c|c|c|c|c|c|}\hline
\textbf{Year}& \textbf{2024-1} & \textbf{2024-2} & \textbf{2023} &  \textbf{2022} & \textbf{2021-1}&\textbf{2021-2}&\textbf{Minimum}&\textbf{Average}&\textbf{Maximum}
\\\hline\textbf{1 Mark Count} & 2&2&2& 3 &1&2&1&2&3
\\\hline\textbf{2 Marks Count} & 3&3&4& 2 &2&2&2&2.67&4
\\\hline\textbf{Total Marks} & 8&8&10& 7 &5&6&\bf{5}&\bf{7.33}&\bf{10}\\\hline
\end{array}}}$$

Filter

Recent questions in CO and Architecture

#3041
5.9k
views
4 answers
8 votes
ISRO2007-14
The principal of the locality of reference justifies the use ofvirtual memoryinterruptsmain memorycache memory
User Avatar
#3042
4.8k
views
2 answers
6 votes
ISRO2007-08
A read bit can be readand written by CPUand written by peripheralby peripheral and written by CPUby CPU and written by the peripheral
User Avatar
#3043
2.1k
views
1 answers
0 votes
linker and loader
User Avatar
#3044
3.1k
views
2 answers
0 votes
cpu has 24 bit instruction and program starts at 300(decimal)which is legal program counter: ISRO 2009 Q.35
options:(a)400 (b)500 (c)600 (d)700
User Avatar
#3045
599
views
1 answers
0 votes
IISC-CSA-Research-Test-5
A computer uses a 2-way set associative cache of size 128 KBytes with block (line) size of 32 Bytes. The cache accepts 32 bit addresses of the form ... bit. Which bits are used by the cache controller for indexing into the cache directory?
User Avatar
#3046
1.4k
views
3 answers
0 votes
IISC-CSA-Research-Test-3
Hardware cache memories exploit spatial locality of referenceby remembering which pieces of data have been accessed recentlywhen data items are re-accessed frequentlyby ... toonly if cache block (line) size is greater than 1 byte
User Avatar
#3047
652
views
1 answers
0 votes
isro 2011
User Avatar
#3048
6.0k
views
2 answers
0 votes
Instructions
Can anyone say difference between ADD and ADDI instructions in Assembly Language
User Avatar
#3049
693
views
1 answers
0 votes
Zero address
Zero address instructions are stack instructions let the instructions bePUSH #3PUSH #5ADD ------------ Add's top 2 elements of stack and stores the result in top of ... -------Then what elements are added ???If I'm wrong Please correct me
User Avatar
#3050
2.5k
views
2 answers
0 votes
Cache has a hit rate of 95%, 128 byte lines and a cache hit latency of 5 ns
A cache has a hit rate of 95 percent, 128-byte lines, and a cache hit latency of 5 ns. The main memory takes 100 ns to return the first word(32 bits) of ... same amount of time to detect that a miss has occurred as to handle a cache hit.)
User Avatar
#3051
983
views
0 answers
0 votes
CS-ISRO-2011-25
User Avatar
#3052
3.6k
views
3 answers
3 votes
Execution Rate of pipeline
Consider a non- pipelined machine with 10 ns clock cycle. It uses 4 cycles for ALU operations and branches and 5 cycles for memory operations. Assume ... clock. How much speed in instruction execution rate will we gain from pipelining?
User Avatar
#3053
1.4k
views
2 answers
9 votes
ISI2011-PCB-CS-6a
Assume a machine has $4$ registers (one of which is the accumulator $A$) and the following instruction set.$\text{LOAD}$ and $\text{STORE}$ are indirect ... each of the above instructions (along with operands) to be encoded in $8$ bits.
User Avatar
#3054
2.9k
views
2 answers
4 votes
ISRO2009-34
The microinstructions stored in the control memory of a processor have a width of $26$ bits. Each microinstruction is divided into three fields. a micro operation field of $13$ bits, a ... $8, 5, 256$5, 8, 2048$10, 3, 512$
User Avatar
#3055
3.3k
views
2 answers
6 votes
ISRO2009-23
The process of organizing the memory into two banks to allow $8$-and $16$-bit data operation is calledBank switchingIndexed mappingTwo-way memory interleavingMemory segmentation
User Avatar
#3056
4.6k
views
3 answers
11 votes
ISRO2009-22
A certain microprocessor requires $4.5$ microseconds to respond to an interrupt. Assuming that the three interrupts $\text{I}_1, \text{I}_2$ ... $24.5$ microseconds$29.5$ microseconds $93.5$ microseconds
User Avatar
#3057
6.4k
views
4 answers
7 votes
ISRO2009-21, UGCNET-Dec2012-II: 12
In which addressing mode, the effectives address of the operand is generated by adding a constant value to the content of a register?Absolute modeIndirect modeImmediate modeIndex mode
User Avatar
#3058
276
views
1 answers
0 votes
cache memory access
User Avatar
#3059
2.7k
views
5 answers
18 votes
ISI2012-PCB-CS-2a
A machine $\mathcal{M}$ has the following five pipeline stages; their respective time requirements in nanoseconds (ns) are given within parentheses:$F$-stage - ... the $X$-stage. Calculate the CPU time in seconds for completing $P$.
User Avatar
#3060
2.6k
views
1 answers
0 votes
Pipeline SpeedUp
User Avatar
Page: