Register

Web Page

Machine instructions and Addressing modes. ALU, data‐path and control unit. Instruction pipelining. Pipeline hazards, Memory hierarchy: cache, main memory and secondary storage; I/O interface (Interrupt and DMA mode)

$$\scriptsize{\overset{{\large{\textbf{Mark Distribution in Previous GATE}}}}{\begin{array}{|c|c|c|c|c|c|c|c|}\hline
\textbf{Year}& \textbf{2024-1} & \textbf{2024-2} & \textbf{2023} &  \textbf{2022} & \textbf{2021-1}&\textbf{2021-2}&\textbf{Minimum}&\textbf{Average}&\textbf{Maximum}
\\\hline\textbf{1 Mark Count} & 2&2&2& 3 &1&2&1&2&3
\\\hline\textbf{2 Marks Count} & 3&3&4& 2 &2&2&2&2.67&4
\\\hline\textbf{Total Marks} & 8&8&10& 7 &5&6&\bf{5}&\bf{7.33}&\bf{10}\\\hline
\end{array}}}$$

Filter

Recent questions in CO and Architecture

#3001
4.6k
views
2 answers
1 votes
total size of memory system
A memory system has a total of 8 memory chips each with 12 address lines and 4 data lines. The total size of memory system isa) 6 KB b)32 KB c)48 KB d)64 KB
User Avatar
#3002
514
views
1 answers
1 votes
can someone explain please when to use write back and when write through cache(hierarchical)...
User Avatar
#3003
795
views
1 answers
0 votes
what does these symbols , () ; : means in RTL ?
User Avatar
#3004
256
views
0 answers
0 votes
calculation
10millionsinstruction per second then what is 1 instruction time>
User Avatar
#3005
1.8k
views
1 answers
2 votes
Cache Computer Org
Cache memory enhancesmemory capacityaverage memory access timesecondary storage capacitysecondary storage access time
User Avatar
#3006
423
views
0 answers
0 votes
an aggregation association is drawn using which symbol
User Avatar
#3007
3.6k
views
5 answers
4 votes
ISRO2011-58
In DMA transfer scheme, the transfer scheme other than burst mode iscycle techniquestealing techniquecycle stealing techniquecycle bypass technique
User Avatar
#3008
4.8k
views
3 answers
7 votes
ISRO2011-54
Number of chips $(128 \times 8 \;\text{RAM})$ needed to provide a memory capacity of $2048$ bytes$2$4$8$16$
User Avatar
#3009
317
views
0 answers
0 votes
5 stage pipelined cpu has the following sequence of stages IF,RD,EX,MAA,WB
User Avatar
#3010
2.4k
views
5 answers
1 votes
MadeEasy Workbook: CO & Architecture - Pipelining
We need to calculate average instruction execution time here. Actually I don't get the meaning of branch need not be taken, branch is taken. Kindly help me to solve this please! Thank You
User Avatar
#3011
4.8k
views
2 answers
1 votes
Computer organisation
A machine support 16 bit instruction format size of address field is 4 bit the computer uses expanding opcode technique and 34 two address instructions and 100 one ... . The number of zero address instruction it can support is......
User Avatar
#3012
797
views
1 answers
0 votes
more than one word are put in one cache block
User Avatar
#3013
4.0k
views
3 answers
3 votes
MadeEasy Workbook: CO & Architecture - Pipelining
Below is the screenshot of the question. I found that answer of the Q.10 is 7 and I unable to understand Q.11. Please correct me in Q.10 and Please explain Q.11 meaning and answer.
User Avatar
#3014
6.7k
views
4 answers
11 votes
ISRO2011-39
Two control signals in microprocessor which are related to Direct Memory Access (DMA) are$\textsf{INTR & INTA}$\textsf{RD & WR}$\textsf{S0 & S1}$\textsf{HOLD & HLDA}$
User Avatar
#3015
8.0k
views
2 answers
6 votes
ISRO2011-37
Find the memory address of the next instruction executed by the microprocessor $(8086),$ when operated in real mode for $\textsf{CS=1000}$ and $\textsf{IP=E000}$\textsf{10E00}$\textsf{1E000}$\textsf{F000}$\textsf{1000E}$
User Avatar
#3016
6.1k
views
2 answers
5 votes
ISRO2014-40
Assume that $16$-bit CPU is trying to access a double word stating at an odd address. How many memory operations are required to access the data?$1$2$3$4$
User Avatar
#3017
10.4k
views
2 answers
3 votes
What is average Acess Time of system considering only memory read cycles?
The access time of cache memory is 100 ns and that of main memory 1000 ns. it is estimated that 80% of the memory requests are for read and the ... asn write requests? c-what is the hit ratio taking into consideration the write cycles?
User Avatar
#3018
61.7k
views
2 answers
8 votes
please tell the multiplication of (+15 X -13) Through the Booth Multiplication Algo.
..
User Avatar
#3019
397
views
0 answers
0 votes
isro 2011 27
User Avatar
#3020
9.4k
views
4 answers
7 votes
ISRO2011-16
Consider a direct mapped cache with $64$ blocks and a block size of $16$ bytes. To what block number does the byte address $1206$ map todoes not map$6$11$54$
User Avatar
Page: