Login
Register
Dark Mode
Brightness
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Recent questions tagged co-and-architecture
2
votes
0
answers
1561
Hazard in Pipeline
I know this question is already asked, But here my doubt is different, I have seen many people calculating the RAW hazard without seeing the no of stages in the pipeline which is not correct. In the above question If we see clearly by keeping in the mind that no of ... 2 after the SUB finishes.
I know this question is already asked,But here my doubt is different, I have seen many people calculating the RAW hazard without seeing the no of stages in the pipeline w...
Shubhanshu
1.2k
views
Shubhanshu
asked
Sep 28, 2017
CO and Architecture
co-and-architecture
pipelining
data-hazards
+
–
2
votes
1
answer
1562
Find average CPI of non-pipeline CPU(assume ideal case for pipelining)?
Consider a 5 stage instruction pipeline having latencies (in ns) 1, 2, 3, 4 and 5 respectively. Find average CPI of non-pipeline CPU when speed up achieved with respect to pipeline is 4 (assume ideal case for pipelining)? (a) 1.23 (c) 1.66 (b) 1.33 (d) 1.73
Consider a 5 stage instruction pipeline having latencies (in ns) 1, 2, 3, 4 and 5 respectively.Find average CPI of non-pipeline CPU when speed up achieved with respect to...
sunil sarode
3.1k
views
sunil sarode
asked
Sep 28, 2017
CO and Architecture
co-and-architecture
pipelining
+
–
2
votes
0
answers
1563
How Structural Hazard is possible for following ?
A 5 stage pipeline has the stages IF, ID, OF, PO, WB (Assume that there are no separate data and instruction caches). For the program below, what is/are the hazard(s) possible? MOV R 1 , A; R 1 ←μ[A] MOV R 2 , A; R 2 ←μ[B] ADD R 1 , R 2 ; ... + R 2 MOV X, R 1 ; μ[x]←R 1 (a) Data Hazard (c) Control Hazard (b) Structural Hazard (d) Both (a) & (b)
A 5 stage pipeline has the stages IF, ID, OF, PO, WB (Assume that there are no separate dataand instruction caches). For the program below, what is/are the hazard(s) poss...
sunil sarode
2.4k
views
sunil sarode
asked
Sep 28, 2017
CO and Architecture
co-and-architecture
pipelining
structural-depency
+
–
1
votes
0
answers
1564
Random
If asked to count the number of RAW dependencies, do we consider only adjacent instructions or both adjacent and non-adjacent? Please explain in detail.
If asked to count the number of RAW dependencies, do we consider only adjacent instructions or both adjacent and non-adjacent? Please explain in detail.
Warlock lord
198
views
Warlock lord
asked
Sep 28, 2017
CO and Architecture
co-and-architecture
data-dependency
+
–
2
votes
0
answers
1565
RAW hazard
I have gone through several links related to raw harazd.. Some are saying, we consider RAW hazard between adjacent instruction only..EX https://gateoverflow.in/17729/raw-dependencies https://gateoverflow.in/116280/made-easy-co https://gateoverflow.in/21299/war ... https://gateoverflow.in/753/gate2001-12 Iam confuse, in RAW dependency should we look for non adjacent instruction also ??
I have gone through several links related to raw harazd..Some are saying, we consider RAW hazard between adjacent instruction only..EXhttps://gateoverflow.in/17729/raw-de...
stblue
1.4k
views
stblue
asked
Sep 28, 2017
CO and Architecture
co-and-architecture
hazards
pipelining
+
–
0
votes
1
answer
1566
Pipeline Architecture (CSO)
Generally there are two formulas for finding out time taken by n jobs in a pipeline, time for processing n jobs = time taken by 1 job + (n-1)*(time of the largest stage) - (1) here n is the no. of jobs/instructions needed to be processed ... be processed Tp = Clock cycle time Both give different timings / values. So which one should be used when??? Please help... Thanks
Generally there are two formulas for finding out time taken by n jobs in a pipeline,time for processing n jobs = time taken by 1 job + (n-1)*(time of the largest stage) ...
abhijeetbzu
684
views
abhijeetbzu
asked
Sep 27, 2017
CO and Architecture
pipelining
co-and-architecture
+
–
0
votes
1
answer
1567
Self doubt--Byte Offset or Word Offset-Eg from Stallings
Here is a simple problem from Stallings.My confusion is with the offset bits in the address.If we are not mentioned anything about word addressing and byte addressing,what is the safest thing to assume? For example below exercise ... ?Hence it is like 2 bits for word addressing and 2 bits for internally selecting byte inside a word??
Here is a simple problem from Stallings.My confusion is with the offset bits in the address.If we are not mentioned anything about word addressing and byte addressing,wha...
Surajit
1.0k
views
Surajit
asked
Sep 27, 2017
CO and Architecture
co-and-architecture
+
–
2
votes
0
answers
1568
Calculate the hit time
Assume that a hypothetical system in which program execution gives 200 stall cycles per instruction on an average. There are 260 and 120 misses in L1 (Level1) and L2 (Level2) cache out of total 1000 CPU references. If L2 to memory miss penalty is twice the hit time. ... cycles)? [Given 2.5 memory reference per instruction] a. 300, 600 b. 400, 800 c. 160, 320 d. 160, 340
Assume that a hypothetical system in which program execution gives 200 stall cycles per instruction on an average. There are 260 and 120 misses in L1 (Level1) and L2 (Lev...
Shubhanshu
1.1k
views
Shubhanshu
asked
Sep 27, 2017
CO and Architecture
co-and-architecture
cache-memory
effective-memory-access
+
–
2
votes
1
answer
1569
Size of Tag directory
Consider a machine with 4way set associative data cache of size 32 Kbytes and block size 8 byte. The cache is managed using 32 bit virtual addressed and page size is 5 Kbytes. What is the total size of the tags in the cache directory is _________ (in K bits). Given answer is 76 I am getting 19.
Consider a machine with 4way set associative data cache of size 32 Kbytes and block size 8 byte. The cache is managed using 32 bit virtual addressed and page size is 5 ...
Shubhanshu
6.2k
views
Shubhanshu
asked
Sep 27, 2017
CO and Architecture
co-and-architecture
cache-memory
memory-interfacing
+
–
0
votes
1
answer
1570
UGC NET CSE | December 2008 | Part 2 | Question: 39
Which of the following are Assembler Directives? (i) EQU (ii) ORIGIN (iii) START (iv) END (ii), (iii) and (iv) (i), (iii) and (iv) (iii) and (iv) (i), (ii), (iii) and (iv)
Which of the following are Assembler Directives?(i) EQU (ii) ORIGIN (iii) START (iv) END(ii), (iii) and (iv) (i), (iii) and (iv) (iii) and (iv) ...
rishu_darkshadow
7.8k
views
rishu_darkshadow
asked
Sep 26, 2017
CO and Architecture
ugcnetcse-dec2008-paper2
co-and-architecture
+
–
1
votes
2
answers
1571
UGC NET CSE | December 2008 | Part 2 | Question: 38
In which addressing mode, the effective address of the operand is generated by adding a constant value to the contents of register ? absolute mode immediate mode indirect mode index mode
In which addressing mode, the effective address of the operand is generated by adding a constant value to the contents of register ?absolute mode immediate mode ...
rishu_darkshadow
718
views
rishu_darkshadow
asked
Sep 26, 2017
CO and Architecture
ugcnetcse-dec2008-paper2
co-and-architecture
addressing-modes
+
–
0
votes
1
answer
1572
UGC NET CSE | December 2008 | Part 2 | Question: 37
An assembly program contains : imperative and declarative statements imperative and assembler directives imperative and declarative statements as well as assembler directives declarative statements and assembler directives
An assembly program contains :imperative and declarative statements imperative and assembler directives imperative and declarative statements as...
rishu_darkshadow
7.2k
views
rishu_darkshadow
asked
Sep 26, 2017
CO and Architecture
ugcnetcse-dec2008-paper2
co-and-architecture
assembly
+
–
1
votes
1
answer
1573
Register Direct and Indirect Addressing Mode
I am watching IIT Madras lecture of Addressing mode, in that Prof take an example, in which we have a register r0 = 1000 Link:- https://www.youtube.com/watch?v=p9wxyIx-j-c&index=12&list=PLQObLunIEgaQ7Drxp8yCmsJqidgSsTqlw Time :- 05 ... to IIT Madras Prof it should be Register DIrect mode. which one among these are true or something I am missing.
I am watching IIT Madras lecture of Addressing mode, in that Prof take an example, in which we have a register r0 = 1000Link:- https://www.youtube.com/watch?v=p9wxyIx-j-c...
Shubhanshu
2.6k
views
Shubhanshu
asked
Sep 26, 2017
CO and Architecture
addressing-modes
co-and-architecture
instruction-format
+
–
12
votes
2
answers
1574
self doubt computer organization
The most relevant addressing mode to write position-independent code what is the meaning of postion - independent code
The most relevant addressing mode to write position-independent code what is the meaning of postion - independent code
air1ankit
4.5k
views
air1ankit
asked
Sep 26, 2017
CO and Architecture
co-and-architecture
+
–
0
votes
0
answers
1575
Output of the memory unit is connected to the multiplexer and input is connected to the bus.
Please explain this statement to me.
Please explain this statement to me.
Parimal Paritosh
180
views
Parimal Paritosh
asked
Sep 23, 2017
Digital Logic
co-and-architecture
digital-logic
+
–
1
votes
1
answer
1576
UGC NET CSE | June 2009 | Part 2 | Question: 33
In which addressing mode the operand is given explicitly in the instruction itself ? Absolute mode Immediate mode Indirect mode Index mode
In which addressing mode the operand is given explicitly in the instruction itself ?Absolute mode Immediate mode Indirect mode Index mode
rishu_darkshadow
1.5k
views
rishu_darkshadow
asked
Sep 22, 2017
CO and Architecture
ugcnetcse-june2009-paper2
co-and-architecture
addressing-modes
easy
+
–
2
votes
1
answer
1577
How to start preparing Computer Organisation
Hello everyone.. I am really not understanding how to start preparing CO. The concepts seems completely theoretical and the questions seem very long so I'm always skipping that subject.. But anyhow at some point of time I ... your suggestions for getting out of this dilemma. Please give suggestions and share your experiences if possible. Thank you
Hello everyone.. I am really not understanding how to start preparing CO. The concepts seems completely theoretical and the questions seem very long so I'm always skippin...
Parshu gate
4.2k
views
Parshu gate
asked
Sep 18, 2017
CO and Architecture
preparation
co-and-architecture
+
–
0
votes
0
answers
1578
can any one give a better lookup on following terms in CO
1. Physically Index Physically accessed Cache 2. Physically Index Virtually accessed Cache 3. Virtually Index Physically accessed Cache 4. Virtually Index Virtually accessed Cache
1. Physically Index Physically accessed Cache2. Physically Index Virtually accessed Cache3. Virtually Index Physically accessed Cache4. Virtually Index Virtually accessed...
hem chandra joshi
204
views
hem chandra joshi
asked
Sep 16, 2017
CO and Architecture
co-and-architecture
+
–
0
votes
1
answer
1579
CISC [Interview Question]
CISC is related to: 1. Hardware 2. Software 3. Firmware 4. None of the above
CISC is related to:1. Hardware2. Software3. Firmware4. None of the above
sh!va
418
views
sh!va
asked
Sep 15, 2017
CO and Architecture
co-and-architecture
+
–
2
votes
1
answer
1580
HALT instruction
During the execution of halt instruction, what is the value stored in the program counter? Please explain.
During the execution of halt instruction, what is the value stored in the program counter?Please explain.
Chandramani Adil
1.1k
views
Chandramani Adil
asked
Sep 13, 2017
CO and Architecture
co-and-architecture
+
–
3
votes
1
answer
1581
MadeEasy Subject Test: CO & Architecture - Conflict Misses
A computer system contains a main memory of 32 K size with 16-bit words. It also has a 4 K word cache divided into 4 slot sets with 64 words per slot. Assume that the cache is initially empty. The processor fetches ... ...4351 in that order repeatedly 10 times. Assume a LRU policy for block replacement. How many miss operations will occur?
A computer system contains a main memory of 32 K size with 16-bit words. It also has a 4 K word cache divided into 4 slot sets with 64 words per slot. Assume that the cac...
Chandramani Adil
1.1k
views
Chandramani Adil
asked
Sep 13, 2017
CO and Architecture
made-easy-test-series
co-and-architecture
conflict-misses
+
–
0
votes
1
answer
1582
Decimal to Binary and Hex -- 300 in 8-bit binary gives me a 9-bit number?
So I'm asked to convert 300 (decimal) into binary and hexadecimal for a single byte (8-bit) unsigned number. I get: 300 = 100101100 = 12C But isn't 100101100 a 9 digit number, and so a 9-bit number? Am I missing something here?
So I'm asked to convert 300 (decimal) into binary and hexadecimal for a single byte (8-bit) unsigned number. I get:300 = 100101100 = 12CBut isn't 100101100 a 9 digit numb...
Garrett McClure
1.8k
views
Garrett McClure
asked
Sep 13, 2017
Digital Logic
digital-logic
co-and-architecture
binary-codes
+
–
0
votes
1
answer
1583
Computer organization ,self doubt
X= (a+b)*(c+d) variables are in the memory execute on a register -register cpu Then how many 2 address and 3 address instructions requare .. Explain please
X= (a+b)*(c+d) variables are in the memory execute on a register -register cpuThen how many 2 address and 3 address instructions requare .. Explain please
air1ankit
445
views
air1ankit
asked
Sep 13, 2017
CO and Architecture
co-and-architecture
register-allocation
+
–
2
votes
2
answers
1584
How many address lines are needed to address each memory locations in a 2048 x 4 memory chip
How many address lines are needed to address each memory locations in a 2048 x 4 memory chip
How many address lines are needed to address each memory locations in a 2048 x 4 memory chip
LavTheRawkstar
5.1k
views
LavTheRawkstar
asked
Sep 6, 2017
CO and Architecture
co-and-architecture
+
–
3
votes
1
answer
1585
Number of Memory Access in Fetch and Execute State in Instruction Cycles
Consider a 32 bit hypothetical processor used to execute the following programme segement INST // MEANING // SIZE(IN WORDS) MOV R0, @3000 // R0 <- M[[3000]] // 2 MOV R1, [2000] // R1 ... executinion time of the program? Determine the number of memory referneces required in Instruction Fetch Phase and Execution Phase state.
Consider a 32 bit hypothetical processor used to execute the following programme segement INST // MEANING // SIZE(IN WORDS)MOV R0, @3000 // R0 <- M[[3000]] // 2MOV R1,...
Shubhanshu
2.3k
views
Shubhanshu
asked
Sep 4, 2017
CO and Architecture
co-and-architecture
cycle
+
–
1
votes
1
answer
1586
Gate , Self made question
consider a 16 bit hypothetical processor which support instruction format with 8 bit OPCODE and 8 bit ADDRESS FIELD ,instruction stored in a memory with starting addr. of 700 decimal onward , cpu contain register "r0"(R zero ) which hold the value of ... mode 6-index mode with r0(R zero) as a base register 7-PC relative mode with "r0" as base register
consider a 16 bit hypothetical processor which support instruction format with 8 bit OPCODE and 8 bit ADDRESS FIELD ,instruction stored in a memory with starting addr. o...
air1ankit
1.8k
views
air1ankit
asked
Sep 4, 2017
CO and Architecture
co-and-architecture
+
–
8
votes
2
answers
1587
Maximum and Minimum number in 16 bit Floating Point
16 bit Floating Point Representation $(-1)^{sign}*(1.M)*2^{Exp - 63}$ Sign = 1 bit Exponent = 7 bit Mantissa = 8 bit 1) Max positive number 2) Min positive number. 3) Max negative number. 4) Min negative number. 5) What is meant by precision.
16 bit Floating Point Representation$(-1)^{sign}*(1.M)*2^{Exp - 63}$Sign = 1 bitExponent = 7 bitMantissa = 8 bit1) Max positive number2) Min positive number.3) Max negati...
Shubhanshu
4.1k
views
Shubhanshu
asked
Sep 3, 2017
CO and Architecture
floating-point-representation
ieee-representation
co-and-architecture
computer
computer-networks
digital-logic
+
–
4
votes
1
answer
1588
cache memory
Consider a computer with a 4-ways set-associative mapped cache of the following characteristics: a total of 256 MB of main memory, a word size of 1 byte, a line size of 128 words and a cache size of 512 KB. While accessing the memory location FC23CDEH by the CPU, then the value ... mod 17)/6]217 ,where TAG field is the content of the corresponding cache line. (a) 3 (b) 0 (c) 1 (d) 2
Consider a computer with a 4-ways set-associative mapped cache of the following characteristics: a total of 256 MB of main memory, a word size of 1 byte, a line size of 1...
amrendra pal
830
views
amrendra pal
asked
Sep 3, 2017
CO and Architecture
co-and-architecture
cache-memory
+
–
3
votes
1
answer
1589
cache memory
In k-way set associative mapping , the tag field contains 8 bits and 64 no. of sets and propagation delay of a comparator is k/20 nsec and propagation delay of 2*1 multiplexer is k/10 nsec. then what will be the total delay? (let k=8)
In k-way set associative mapping , the tag field contains 8 bits and 64 no. of sets and propagation delay of a comparator is k/20 nsec and propagation delay of 2*1 multip...
amrendra pal
632
views
amrendra pal
asked
Sep 3, 2017
CO and Architecture
co-and-architecture
cache-memory
+
–
4
votes
4
answers
1590
cache memory
when 8-way set associative mapping of cache memory is done and main memory size is 32 GB and Tag field has 10 bits. what will be the cache size ( consider, memory is byte addresable )
when 8-way set associative mapping of cache memory is done and main memory size is 32 GB and Tag field has 10 bits. what will be the cache size ( consider, memory is byt...
amrendra pal
3.2k
views
amrendra pal
asked
Sep 3, 2017
CO and Architecture
co-and-architecture
cache-memory
+
–
Page:
« prev
1
...
48
49
50
51
52
53
54
55
56
57
58
...
91
next »
Email or Username
Show
Hide
Password
I forgot my password
Remember
Log in
Register