Web Page

Machine instructions and Addressing modes. ALU, data‐path and control unit. Instruction pipelining. Pipeline hazards, Memory hierarchy: cache, main memory and secondary storage; I/O interface (Interrupt and DMA mode)

$$\scriptsize{\overset{{\large{\textbf{Mark Distribution in Previous GATE}}}}{\begin{array}{|c|c|c|c|c|c|c|c|}\hline
\textbf{Year}& \textbf{2024-1} & \textbf{2024-2} & \textbf{2023} &  \textbf{2022} & \textbf{2021-1}&\textbf{2021-2}&\textbf{Minimum}&\textbf{Average}&\textbf{Maximum}
\\\hline\textbf{1 Mark Count} & 2&2&2& 3 &1&2&1&2&3
\\\hline\textbf{2 Marks Count} & 3&3&4& 2 &2&2&2&2.67&4
\\\hline\textbf{Total Marks} & 8&8&10& 7 &5&6&\bf{5}&\bf{7.33}&\bf{10}\\\hline
\end{array}}}$$

Recent questions in CO and Architecture

1 votes
1 answer
2826
Consider a 32 bit microprocessor that has on chip 32 K byte 4 way set associative cache. Block size of cache is two 32 bitwords. The set number to which the word from mem...
1 votes
2 answers
2829
If there is a magnetic disk as following:Average seek time: 12 msRotation rate: 3600 RPMTransfer rate: 3.5 MB/secondNumber of sectors per track: 64Sector size: 512 bytesC...
1 votes
0 answers
2832
4 votes
1 answer
2833
1 votes
2 answers
2834
6 votes
2 answers
2839
1 votes
0 answers
2840